iMX8M Mini Power Sequencing

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

iMX8M Mini Power Sequencing

1,115件の閲覧回数
omar_wolfe-huss
Contributor III

Hi, 

In the data sheet for the iMX8M Mini this table is given for the power up sequence:

pastedImage_1.png

Does this mean that if all the power rails are brought up simultaneously (as the minimum time for all rails to rail delays is 0ms) and then RTC_RESET_B is released some time later full and proper operation can be expected?

Likewise if all the rails are shutdown simultaneously will there be any adverse effects?

Many thanks

ラベル(1)
0 件の賞賛
返信
1 返信

1,033件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

  Note, timings T1, T2, T3 are based on NVCC_SNVS_1P8 start moment,
but T4 - T13 are based on PMIC_ON_REQ, because t1 is uncertain period.

In both groups all voltages can start their rising simultaneously in the groups.

 

Have a great day,

Yuri

 

 

-------------------------------------------------------------------------------

Note:

- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored

Please open a new thread and refer to the closed one, if you have a related question at a later point in time.

0 件の賞賛
返信