Hi Koichi
1. ECSPIx_CLK_ROOT jitter is not much affected by PLLs jitter, as
PLLs jitter is averaged on many PLLs cycles, since ECSPI clock is less
frequency than PLL.
2. ECSPIx_CLK_ROOT and PLLs jitter are not specified by datasheet,
if you have special reasons for obtaining it, please escalate your
requirements through local fae channel.
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------