iMX6DL 2DDR configration

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

iMX6DL 2DDR configration

ソリューションへジャンプ
2,326件の閲覧回数
Anonymous
適用対象外

Hi, community.

We are going to use 2 DDR with i.MX6DualLite.

At that time, what should we do for upper 32 bits HW pins?
Is that ok to leave unconnected?

DATA32~63
SDQ4~7 P/N
DQM4~7
SDCLK_1 P/N

Thank you.

0 件の賞賛
返信
1 解決策
2,316件の閲覧回数
weidong_sun
NXP TechSupport
NXP TechSupport

Hi,

>>Is that ok to leave unconnected?

yes, that is.

Leave them floating,please!

 

Have a nice day!

B.R,

weidong

元の投稿で解決策を見る

0 件の賞賛
返信
4 返答(返信)
2,309件の閲覧回数
weidong_sun
NXP TechSupport
NXP TechSupport

>>Is my understanding correct?

yes, correct.

B.R,

Weidong

0 件の賞賛
返信
2,308件の閲覧回数
Anonymous
適用対象外

Hi, Weidong.

Oh, that's good.
We can just design one board pattern and try 2 types of i.MX.

Thank you so much!!

0 件の賞賛
返信
2,317件の閲覧回数
weidong_sun
NXP TechSupport
NXP TechSupport

Hi,

>>Is that ok to leave unconnected?

yes, that is.

Leave them floating,please!

 

Have a nice day!

B.R,

weidong

0 件の賞賛
返信
2,314件の閲覧回数
Anonymous
適用対象外

Hi, weidong

Thank you for your reply.

I see.

Then, Power configuration (VDDARMxx_xx Power Connections) is same between i.MX6 DualLite & i.MX6 Solo.
So if we use only 2 DDR, we can use completly same board layout pattern for DualLite & Solo.

Is my understanding correct?

 

Thanks in advance.

0 件の賞賛
返信