iMX6 board boot config, reserved bits

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

iMX6 board boot config, reserved bits

跳至解决方案
1,873 次查看
martinchristian
Contributor II

Hi,

We are doing a iMX6 design, where we want to control boot device by setting the boot config through the GPIO pins.

We are booting only from a SPI NOR flash memory.

Looking at the fuse map (see figure below) there are signals/bits that are "reserved".

Does this mean that the state (high or low) of this pin at boot time is "don't care"??

I want to leave out the resistors pulling the "reserved" config bits either high or low, to keep BOM count low.

pastedImage_0.png

Best Regards,

Martin Christiansen.

标签 (1)
0 项奖励
回复
1 解答
1,525 次查看
Yuri
NXP Employee
NXP Employee

1.

  As for “How long is the window where the iMX6 "reads" these config pins??” :

The boot pins are latched at POR rising edge, but - strictly speaking -

the hold time  is not specified. Please look at sheet 13 of the i.MX6 SL EVK

design, where bus isolation buffer is applied and the next note is provided :

"i.MX6SL reads values approximately 300uS to 1mS after reset released.

Buffers are active while unit is in reset and 1ms-10ms after reset is released."

https://www.freescale.com/webapp/Download?colCode=iMX6SL_EVK_DESIGNFILES&appType=license&location=nu...

2.
> What are the "reserved" pins for??

As usually – for possible future options.

Regards,

Yuri.

在原帖中查看解决方案

0 项奖励
回复
4 回复数
1,525 次查看
BiyongSUN
NXP Employee
NXP Employee

Untitled.pngThe boot pin is very clear in the datasheet.

0 项奖励
回复
1,525 次查看
Yuri
NXP Employee
NXP Employee

    You may use pulling up or down of the “reserved” boot pins, but please do not
leave them free.  For more details, please refer to 

https://community.freescale.com/thread/358921


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复
1,525 次查看
martinchristian
Contributor II

Hi Yuri,

Thanks,

I can see from the post you link too, that it is not completely clear why/how to tie those pins.

How long is the window where the iMX6 "reads" these config pins??

What are the "reserved" pins for??

Thanks,

Martin.

0 项奖励
回复
1,526 次查看
Yuri
NXP Employee
NXP Employee

1.

  As for “How long is the window where the iMX6 "reads" these config pins??” :

The boot pins are latched at POR rising edge, but - strictly speaking -

the hold time  is not specified. Please look at sheet 13 of the i.MX6 SL EVK

design, where bus isolation buffer is applied and the next note is provided :

"i.MX6SL reads values approximately 300uS to 1mS after reset released.

Buffers are active while unit is in reset and 1ms-10ms after reset is released."

https://www.freescale.com/webapp/Download?colCode=iMX6SL_EVK_DESIGNFILES&appType=license&location=nu...

2.
> What are the "reserved" pins for??

As usually – for possible future options.

Regards,

Yuri.

0 项奖励
回复