i.Mx6 RGMII Input High/Low Level

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

i.Mx6 RGMII Input High/Low Level

跳至解决方案
831 次查看
Mark78
Contributor I

Hello,

I have a question concerning the High/Low-Level input voltage at the RGMII interface of the i.Mx6.

In the IMX6DLCEC is the High/Low-Level input voltage at the RGMII interface not directly defined. Is it the same like specified for the GPIOs 0.7*OVDD and 0.3*OVDD?

Also I have not found the sample and hold time for the RGMIII interface, althouh they mentioned in Figure 55?

I asume they are the same as defined in the RGMII v 2.0 specification (http://www.google.de/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&cad=rja&uact=8&ved=0CCEQFjAA&url=http... ). Right?

Best wishes

Mark78

0 项奖励
回复
1 解答
628 次查看
gusarambula
NXP TechSupport
NXP TechSupport

Hello Mark78,

The voltage levels are the same of the GPIO PADs which are as you mentioned the ones listed on Table 22 (GPIO I/O DC Parameters) of the i.MX6D/Q Data Sheet.

As for hold times please refer to the RGMII specification. These are not listed because they may be as little as required per processor’s capabilities but must comply with the specification so it’s more a matter or standard compliance than of HW limitations.

在原帖中查看解决方案

0 项奖励
回复
1 回复
629 次查看
gusarambula
NXP TechSupport
NXP TechSupport

Hello Mark78,

The voltage levels are the same of the GPIO PADs which are as you mentioned the ones listed on Table 22 (GPIO I/O DC Parameters) of the i.MX6D/Q Data Sheet.

As for hold times please refer to the RGMII specification. These are not listed because they may be as little as required per processor’s capabilities but must comply with the specification so it’s more a matter or standard compliance than of HW limitations.

0 项奖励
回复