i.Mx6 RGMII Input High/Low Level

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

i.Mx6 RGMII Input High/Low Level

ソリューションへジャンプ
767件の閲覧回数
Mark78
Contributor I

Hello,

I have a question concerning the High/Low-Level input voltage at the RGMII interface of the i.Mx6.

In the IMX6DLCEC is the High/Low-Level input voltage at the RGMII interface not directly defined. Is it the same like specified for the GPIOs 0.7*OVDD and 0.3*OVDD?

Also I have not found the sample and hold time for the RGMIII interface, althouh they mentioned in Figure 55?

I asume they are the same as defined in the RGMII v 2.0 specification (http://www.google.de/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&cad=rja&uact=8&ved=0CCEQFjAA&url=http... ). Right?

Best wishes

Mark78

0 件の賞賛
返信
1 解決策
564件の閲覧回数
gusarambula
NXP TechSupport
NXP TechSupport

Hello Mark78,

The voltage levels are the same of the GPIO PADs which are as you mentioned the ones listed on Table 22 (GPIO I/O DC Parameters) of the i.MX6D/Q Data Sheet.

As for hold times please refer to the RGMII specification. These are not listed because they may be as little as required per processor’s capabilities but must comply with the specification so it’s more a matter or standard compliance than of HW limitations.

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
565件の閲覧回数
gusarambula
NXP TechSupport
NXP TechSupport

Hello Mark78,

The voltage levels are the same of the GPIO PADs which are as you mentioned the ones listed on Table 22 (GPIO I/O DC Parameters) of the i.MX6D/Q Data Sheet.

As for hold times please refer to the RGMII specification. These are not listed because they may be as little as required per processor’s capabilities but must comply with the specification so it’s more a matter or standard compliance than of HW limitations.

0 件の賞賛
返信