i.MX6SDL RGMII Tr/Tf.

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

i.MX6SDL RGMII Tr/Tf.

ソリューションへジャンプ
2,023件の閲覧回数
satoshishimoda
Senior Contributor I

Hi community,

I want to confirm about i.MX6SDL RGMII spec.

Please see Table 64 in IMX6SDCEC Rev.3, Tr/Tf are defined in this table.

Our partner guess these specs are difined when i.MX6 is TX because deive strength is mentioned in foot not No.1.

Then, how about when i.MX6 is RX?

Should all signals (clk, ctl, data, etc) satisfy thes RGMII specs?

Best Regards,

Satoshi Shimoda

ラベル(2)
タグ(1)
0 件の賞賛
返信
1 解決策
1,782件の閲覧回数
Yuri
NXP Employee
NXP Employee

   There are no restrictions for edges for receiver side as much as the transceiver
side meets the Tr / Tf requirements and

TskewT max of MAC is less than TskewR min of PHY ;

TskewT max of PHY is less than TskewR min of MAC.

Also PC board design clocks should be routed such that an additional trace

delay of greater than 1.5 ns and less than 2.0 ns will be added to the

associated clock signal.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
3 返答(返信)
1,782件の閲覧回数
Yuri
NXP Employee
NXP Employee

RGMII Tr/Tf relate to clock rise / fall times (at transmitter) .


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
1,782件の閲覧回数
satoshishimoda
Senior Contributor I

Hi Yuri,

According to your reply, there is no restriction about Tr/Tf of RGMII receiver, right?

Best Regards,

Satoshi Shimoda

0 件の賞賛
返信
1,783件の閲覧回数
Yuri
NXP Employee
NXP Employee

   There are no restrictions for edges for receiver side as much as the transceiver
side meets the Tr / Tf requirements and

TskewT max of MAC is less than TskewR min of PHY ;

TskewT max of PHY is less than TskewR min of MAC.

Also PC board design clocks should be routed such that an additional trace

delay of greater than 1.5 ns and less than 2.0 ns will be added to the

associated clock signal.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信