There are no restrictions for edges for receiver side as much as the transceiver
side meets the Tr / Tf requirements and
TskewT max of MAC is less than TskewR min of PHY ;
TskewT max of PHY is less than TskewR min of MAC.
Also PC board design clocks should be routed such that an additional trace
delay of greater than 1.5 ns and less than 2.0 ns will be added to the
associated clock signal.
Have a great day,
Yuri
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------