i.MX6SDL RGMII Tr/Tf.

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

i.MX6SDL RGMII Tr/Tf.

跳至解决方案
2,551 次查看
satoshishimoda
Senior Contributor I

Hi community,

I want to confirm about i.MX6SDL RGMII spec.

Please see Table 64 in IMX6SDCEC Rev.3, Tr/Tf are defined in this table.

Our partner guess these specs are difined when i.MX6 is TX because deive strength is mentioned in foot not No.1.

Then, how about when i.MX6 is RX?

Should all signals (clk, ctl, data, etc) satisfy thes RGMII specs?

Best Regards,

Satoshi Shimoda

标签 (2)
标记 (1)
0 项奖励
回复
1 解答
2,310 次查看
Yuri
NXP Employee
NXP Employee

   There are no restrictions for edges for receiver side as much as the transceiver
side meets the Tr / Tf requirements and

TskewT max of MAC is less than TskewR min of PHY ;

TskewT max of PHY is less than TskewR min of MAC.

Also PC board design clocks should be routed such that an additional trace

delay of greater than 1.5 ns and less than 2.0 ns will be added to the

associated clock signal.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
回复
3 回复数
2,310 次查看
Yuri
NXP Employee
NXP Employee

RGMII Tr/Tf relate to clock rise / fall times (at transmitter) .


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复
2,310 次查看
satoshishimoda
Senior Contributor I

Hi Yuri,

According to your reply, there is no restriction about Tr/Tf of RGMII receiver, right?

Best Regards,

Satoshi Shimoda

0 项奖励
回复
2,311 次查看
Yuri
NXP Employee
NXP Employee

   There are no restrictions for edges for receiver side as much as the transceiver
side meets the Tr / Tf requirements and

TskewT max of MAC is less than TskewR min of PHY ;

TskewT max of PHY is less than TskewR min of MAC.

Also PC board design clocks should be routed such that an additional trace

delay of greater than 1.5 ns and less than 2.0 ns will be added to the

associated clock signal.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复