Hi If
external vsync signal is not needed, as synchs are embedded in mipi
stream, please check Table 19-2. CSI2IPU output signals to IPU vsync,hsync
i.MX6DQ Reference Manual
http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------