What is the maximum counter clock of i.MX8M Mini PWM?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

What is the maximum counter clock of i.MX8M Mini PWM?

ソリューションへジャンプ
1,277件の閲覧回数
m_c
Senior Contributor I

According to the below data. Is it mean the maximum counter clock is 1000MHz?

pastedImage_1.png

pastedImage_2.png

ラベル(1)
0 件の賞賛
返信
1 解決策
1,188件の閲覧回数
Rita_Wang
NXP TechSupport
NXP TechSupport

Hi Mike,

Sorry for late reply, this is the update from our expert.

  Although there are following  source options  for PWM, we need to make sure the PWM clock is less than 66MHz, it is decided in soc backend implemenation;

 

  .clk_in                 /* [  7:  0]/ ( { |                           / [      7]    /   video_pll_clk                            , |                           / [      6]    /   system_pll1_80m_clk                      , |                           / [      5]    /   ext_clk_1                                , |                           / [      4]    /   system_pll3_clk                          , |                           / [      3]    /   system_pll1_40m_clk                      , |                           / [      2]    /   system_pll1_160m_clk                     , |                           / [      1]    /   system_pll2_100m_clk                     , |                           / [      0]    */   osc_25m_clk                              }

Hope this will do help for you.

Have a nice day

Rita

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
1,189件の閲覧回数
Rita_Wang
NXP TechSupport
NXP TechSupport

Hi Mike,

Sorry for late reply, this is the update from our expert.

  Although there are following  source options  for PWM, we need to make sure the PWM clock is less than 66MHz, it is decided in soc backend implemenation;

 

  .clk_in                 /* [  7:  0]/ ( { |                           / [      7]    /   video_pll_clk                            , |                           / [      6]    /   system_pll1_80m_clk                      , |                           / [      5]    /   ext_clk_1                                , |                           / [      4]    /   system_pll3_clk                          , |                           / [      3]    /   system_pll1_40m_clk                      , |                           / [      2]    /   system_pll1_160m_clk                     , |                           / [      1]    /   system_pll2_100m_clk                     , |                           / [      0]    */   osc_25m_clk                              }

Hope this will do help for you.

Have a nice day

Rita

0 件の賞賛
返信
1,188件の閲覧回数
Rita_Wang
NXP TechSupport
NXP TechSupport

Hi Mike,

The maximum counter clock can not achieve the 1000MHz, but the maximum value I am confirming it with our expert team, and when I get the update I will let you know.

Have a nice day

Rita

0 件の賞賛
返信