Tamper detection implementation in i.MX8X processor

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Tamper detection implementation in i.MX8X processor

ソリューションへジャンプ
2,369件の閲覧回数
puneethkumar
Contributor III

Dear Team,

I am planning to implement a tamper detection in my system.

Can anyone send reference where we can understand what is the difference between active & passive tamper detection.

I have planned to use only two tamper pins for the detection.

SNVS_Tamper_In & SNVS_Tamper_Out.

I will use a 3 pin header - through my enclosure i will short the Tamper in & Tamper out pins, if anyone removes the enclosure that time the connection between tamper in & tamper out pins will be removed, so that we can identify if tamper is happened.

Please let me know whether the implementation method is proper or not

0 件の賞賛
返信
1 解決策
2,365件の閲覧回数
igorpadykov
NXP Employee
NXP Employee
0 件の賞賛
返信
1 返信
2,366件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi puneethkumar

 

this information can be found in

Security Reference Manual for i.MX8DualX/8DualXPlus/8QuadXPlus Application Processors

 

Best regards
igor

0 件の賞賛
返信