Single Synchronous EIM Access

cancel
Showing results for 
Search instead for 
Did you mean: 

Single Synchronous EIM Access

341 Views
tom1
Contributor II

Hi,

     Figures 12 and 13 of the i.MX6 Dual/Quad Applications Products for Industrial Products data sheet show single read and write synchronous accesses on the EIM bus.  Can someone explain how those are achieved?

     I assume an AXI read or write with burst length of 1 and burst size of 2(for a 16 bit data bus) would cause a single read or write synchronous access?  I am accessing registers in an FPGA and do not want to burst any data to/from the registers - only read or write single data words.

     Would accessing a non-cached uint16 cause the proper AXI access?

     And, is BL ignored if a single AXI access is used?

Thanks for your time,

Tom

Labels (1)
3 Replies

75 Views
Yuri
NXP TechSupport
NXP TechSupport

  Note, the Figures 12 and 13 of the Datasheet should be considered mainly as

demonstration material,where waveforms are used to show (emphasize) some

timing parameters. You are right, the waveforms correspond to burst length of 1,

but note, the i.MX6 EIM does not allow it : minimal value for burst length BL is 

4 beats.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos

75 Views
tom1
Contributor II

OK.  I will switch to asynchronous mode since single word transfers are impossible in synchronous mode.

Thanks,

Tom

75 Views
abhijeet_ghodga
Contributor III

Hi Tom,

Did the synchronous mode prove useful for audio data transfer over EIM?

Best,

Abhijeet

0 Kudos