Regarding LVDS Data Mapping

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Regarding LVDS Data Mapping

1,858件の閲覧回数
pavan_kote
Contributor II

Currently I am using Controller iMX6SoloX. We are designing a custom Board.

The LVDS Receiver we are using "SN64LVDS314" which is 27-Bit Serial-TO-Parallel Receiver. But SoloX Board support 28Bit Data Mapping.

Can skip Bit(CTL) as mention in Reference Manual(IMX6SXRM) Table 38-5. SPWG/PSWG/VESA 18/24 bpp Data Mapping. 

Because we are using a QVGA Display.

ラベル(1)
0 件の賞賛
返信
2 返答(返信)

1,680件の閲覧回数
Bio_TICFSL
NXP TechSupport
NXP TechSupport

Hello Pavan,

Sorry no, you  must use SPWG or JEIDA for data mapping.

0 件の賞賛
返信

1,680件の閲覧回数
pavan_kote
Contributor II

Hello Jive,

Thanks for your feedback.

Thanks & Regards

Pavan

0 件の賞賛
返信