More than 4 CS lines for SPI

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

More than 4 CS lines for SPI

跳至解决方案
1,238 次查看
marcus_cps
Contributor I

The documentation for iMX6UL and iMX8 says SPI has 4 CS lines.


I intend to use a total of 12 SPI devices connected to SPI1, 2 and 3 (4 in each).
As far as I understood, I can configure CS pins as GPIO and use the kernel driver configurations to define all 12 CS lines from GPIOs.

Is my understanding correct or is there some hardware limitation I'm missing?

Thanks

1 解答
1,190 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Marcus

yes this understanding is correct.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

1 回复
1,191 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Marcus

yes this understanding is correct.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------