LPDDR2 design guide

[Kazuma_Sasaki]

I would like to refer to design rule of LPDDR2. according to following thread. it is described into IMX6DQ6SDLHDG Rev.1.

Where can I get IMX6DQ6SDLHDG Rev.1? If possible, could you re-upload it on this thread?

https://community.nxp.com/message/511024?commentID=511024#comment-511024 

Best Regards,

Kazuma Sasaki.

[igorpadykov]

Hi Kazuma

please refer to attached rev.1 document.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

[Kazuma_Sasaki]

Hi igor,

Thank you for your support. I've checked your attached documents.

But, I can not understand clearly to use LPDDR2. Let me confirm again.

Hardware Development Guide mentioned DDR routing rules at chapter 3.

Is it able to apply to LPDDR2 design? if no, could you teach me suitable documents to design with LPDDR2?

Best Regards,

Kazuma Sasaki.