Invalidatin Cortex-A9 SCU

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Invalidatin Cortex-A9 SCU

ソリューションへジャンプ
2,002件の閲覧回数
vsiles
Senior Contributor I

Hi !

I'm trying to understand how to enable ACTLR.SMP and the SCU on our own secure OS, and the Cortex-A9 TRM states that:

For the primary processor:
1. Invalidate:
   • the SCU duplicate tags for all processors
   • the data cache.
2. Enable the SCU.
3. Enable the data cache, set the SMP mode with ACTLR.SMP=1.

While reading Linux code, I found that the SCU is enabled quite late in the boot process (mmu is already on, and L1/L2 caches are already configured), and the only bit set at this time are ENABLE and STANDBY_ENABLE. I can't find any invalidation of the SCU tags.

  1. Is not invalidating the SCU before enabling an issue ?
  2. Why does Linux enables the SCU so late in the boot process ?

Best,

V.

ラベル(3)
タグ(2)
0 件の賞賛
返信
1 解決策
1,842件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

 

It is assumed, that the SCU after POR is invalidated.

Have a great day,

Yuri

 

------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct

Answer button. Thank you!

------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,843件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

 

It is assumed, that the SCU after POR is invalidated.

Have a great day,

Yuri

 

------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct

Answer button. Thank you!

------------------------------------------------------------------------------

0 件の賞賛
返信