IPU Display Interface Signal Mapping

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

IPU Display Interface Signal Mapping

2,283 次查看
robertspriggs
Contributor I

In the document "i.MX 6Solo/6DualLite Applications Processors for Consumer Products"

https://cache.freescale.com/files/32bit/doc/data_sheet/IMX6SDLCEC.pdf 

Section 4.11.10.4 IPU Display Interface Signal Mapping, table 65 on page 95:

Where can I find a description of how to set up the IPU registers to change the output pixel format?

标签 (4)
0 项奖励
回复
2 回复数

1,850 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Robert

please refer to sect.38.4.7.5.1 Bus Mapping Unit i.MX6SDL ReferenceManual

http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6SDLRM.pdf

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复

1,850 次查看
robertspriggs
Contributor I

Thanks Igor,

That's exactly what I was looking for! I now have the LDB driver working with my custom parallel display.

0 项奖励
回复