IMXRT1064 Smart External Memory Pin Mux Overview

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

IMXRT1064 Smart External Memory Pin Mux Overview

Jump to solution
550 Views
Lukas_Frank
Senior Contributor I

Hi Dear Authorized,

I have following questions related to Smart External Memory Controller.

Q1: Why don't we have BA0 and BA1 usage for SRAM as seen in below (SEMC_SRAM_Q1_Pic.png).

SEMC_SRAM_Q1_Pic.png


Q2: What 'ADV#', 'ALE' and 'DCX' means ? I can't find abbreviation for it.

Q3:What does Bank Address Bits (BA0 and BA1) exactly for SDRAM? Why SRAM/NAND/NOR/DBI does not have BA0 and BA1. I can't find exact definitions for BA.

Thanks and Regards.

0 Kudos
1 Solution
541 Views
Hui_Ma
NXP TechSupport
NXP TechSupport

Hi,

1. Merey range: Region #6 for SRAM device, which is for parallel SRAM device.
I just using a PSRAM chip Datasheet as an example.
2. ADV: Adress valid;

   ALE: Address latch enable;

   DCX: Using for DBI(Display Bus Interface), transmit Data/Command control;
3. Parallel SRAM does not have Bank concept, the chip select will control selected external memory device;

Thanks for the attention.

Mike

View solution in original post

3 Replies
534 Views
Lukas_Frank
Senior Contributor I

Hi Dear @Hui_Ma ,

 

Thank you. I just want to clarify something. I wouldn't know meaning of ADV, ALE and DCX if you don't tell me. I searched them in Reference Manual but I can't find it. Is there a document that includes such kind of abbreviations?

 

Thanks and Regards.

0 Kudos
530 Views
Hui_Ma
NXP TechSupport
NXP TechSupport

Hi Lukas,

I am sorry our document missing related abbreviation description. In general, related signal description would be described at external memory chips' datasheet.  Thanks.

Mike

0 Kudos
542 Views
Hui_Ma
NXP TechSupport
NXP TechSupport

Hi,

1. Merey range: Region #6 for SRAM device, which is for parallel SRAM device.
I just using a PSRAM chip Datasheet as an example.
2. ADV: Adress valid;

   ALE: Address latch enable;

   DCX: Using for DBI(Display Bus Interface), transmit Data/Command control;
3. Parallel SRAM does not have Bank concept, the chip select will control selected external memory device;

Thanks for the attention.

Mike