IMX6Q processor Pin Delay considerations

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

IMX6Q processor Pin Delay considerations

1,308件の閲覧回数
vinodkumar
Contributor I

Hi all,

          We are referring below reference design link for our project.

          HDMI Dongle Reference Design Release

         

          In this Design Board file constraint manager, Pin delay is included for calculating total trace length.

    IMX6 Pin Delay.png

     Please let us know answer for below queries

          1. we should consider pin delay for calculating total trace length?

          2. What is the processor pin delay for Data, command & control pins?

          3. Whether we should consider DDR3 SDRAM chip pin delays? We are using MT41J256M16RE-15E:D in our design. what will be pin delay?

ラベル(1)
0 件の賞賛
返信
1 返信

854件の閲覧回数
Yuri
NXP Employee
NXP Employee

  Usually we do not provide information about internal traces.  Actually customers can

ignore the lengths of internal bonding wires as they are really very short. 
For simulation, customers only needs to consider signals trace length on PCB.
Let me remind, IBIS model includes internal traces and general approach is just to follow

requirements of the design checklist and PCB layout recommendations, for example, provided

in the "Hardware Development Guide for i.MX 6 ...".

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信