How to enter SNVS mode by SW on imx7d?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

How to enter SNVS mode by SW on imx7d?

2,612件の閲覧回数
p_lenkow
Contributor I

Hi!

According to "i.MX 7Dual Applications Processor Reference Manual, Rev. 1, 01/2018"  part 5.1.4.4 "Power Modes" there are two ways to enter "SNVS" mode  from "RUN" mode: ONOFF long press, or SW.

Could you specify exactly the SW way? What register accesses are required to do this?

In tested design I have no ONOFF button and I would make sure that the imx7 would always be able to return to "RUN" mode without user intervention, but I want to keep SNVS battery backup to still have SNVS security features.

ラベル(1)
0 件の賞賛
返信
7 返答(返信)

2,293件の閲覧回数
p_lenkow
Contributor I

Hi!

Thanks but I would expect more detailed explanation.

First, SW at that level should use interface provided by HW (mostly registers) and procedures provided by HW and this procedure is not defined or I am not able to find it, but definitely documentation refers to SW in few places

(Table 5-3, Figure 6-6 in RM)

I have asked the NXP support but I did not get clear answer because topic is assigned to jimmychan but they gave me the hint that topic raised here Q&A: How is mx6 PMIC_ON_REQ under SW control? 

is also valid for imx7d, but still it is not clear for me does it only deassert  SNVS_PMIC_ON_REQ signal or does it  also

make internal transition to SNVS mode and disables internal power relays (shown Fig. 5-9 in RM).

My concern is if SNVS mode is related to internal or external power relays state?

The Table 5-4. "Power Mode" suggests that it is related to external, but on the other hand if I do not use SNVS_PMIC_ON_REQ to control PMIC then transitions on Table 5-3, would be not valid.

In other words if I have system where PMIC is not controlled via SNVS_PMIC_ON_REQ line and VDD_SNVS_IN has  battery backup then if imx7d is in RUN mode and I will push long ONOFF button or use procedure described  here Q&A: How is mx6 PMIC_ON_REQ under SW control will the CPU be off or not ? (assuming that PMIC is still providing power to external rails)

The next thing is SNVS_PMIC_ON_REQ logic is not well documented and would be good to have some true table,diagram or table which describes it.

jimmychan could you help or someone who knows how it works?

0 件の賞賛
返信

2,293件の閲覧回数
kunalkotecha1
Senior Contributor II

Hi p.lenkow@camlintechnologies.com ,

I have a confusion here, are you using external PMIC? If yes, you don't want to connect SNVS_PMIC_ON_REQ? Can you please share the power section part of your design's schematic including processor and PMIC?

Regards,

Kunal

0 件の賞賛
返信

2,293件の閲覧回数
p_lenkow
Contributor I

Hi!

Before I will connect my PMIC to SNVS_PMIC_ON_REQ I would like to understand this logic first;)

To be serious of course I have PMIC MC34PF3000A connected PWRON to SNVS_PMIC_ON_REQ, the scenario without connecting PMIC to SNVS_PMIC_ON_REQ was only for theoretical purpose to help me better understand the aspects raised in my second post.

My assumption is that if imx7d will enter SNVS mode then SNVS_PMIC_ON_REQ signal is deasserted which turns off PMIC and this signal stays inactive until ONOFF, RTC alarm or tamper event happens, but my question was

what happen if we turn on PMIC in that state by other external signal/logic? Does CPU will turn on or not?

0 件の賞賛
返信

2,293件の閲覧回数
kunalkotecha1
Senior Contributor II

Hi p.lenkow@camlintechnologies.com ,

It would be really good if you can share the power section of PMIC and processor from your schematic. Based on that please frame the concerns with clear assumptions.

Regards,

Kunal

0 件の賞賛
返信

2,293件の閲覧回数
p_lenkow
Contributor I

Hi!

I cannot share all details but I made some block schematic which should cover all interesting things. I hope that now we can go forward and you may help me to understand to logic behind  SNVS_PMIC_ON_REQ.pmic_imx7d.png

0 件の賞賛
返信

2,293件の閲覧回数
weidong_sun
NXP TechSupport
NXP TechSupport

Hello Pawel,

    See diagram from reference maunal, please!

pastedImage_1.png

There is an internal pull-up On the pin. So even if you don't have external pull-up resistor, the pin can also normally work.

Hope the information is helpful for you.

Have a nice day!

B.R,

Weidong

0 件の賞賛
返信

2,293件の閲覧回数
kunalkotecha1
Senior Contributor II

Hi p.lenkow@camlintechnologies.com,

In OFF mode there won't be any supply given to the system(All supply rails will be off including SNVS). In SNVS Mode the supply will be given however, every rails other than SNVS will be off.

As you said, there are two ways to move into SNVS mode:

  1. Long press ONOFF button will turn the system OFF, every rails power will be OFF (based on the design of pmic or regulators) also the supply is plugged so the SNVS rail will remain ON.
  2. SW - By SW, I guess software can be used to enter the SNVS mode. Like we can turn off the system using Software. A simple thing you can do is give the poweroff command from the kernel. This will turn off your whole system and every rails except SNVS will be OFF(In this case as well supply to SNVS is still present). So, I guess this answers your concern.

Feel free to let us know if you have any further query on the same.

Regards,

Kunal

0 件の賞賛
返信