Hardware ECC Accelerator Layout Select Register

[takashitakahash]

Hi community.

IMX6DQ RM of sect 17.6.7 Hardware ECC Accelerator Layout Select Register

of  (BCH_LAYOUTSELECT),

Desclibed in Chip Select of CS15 ~ CS0 , as the ball function of iMX6, it is only NAND_CE3 ~ CE0.

What is  CS15 ~ 0 ?

[Yuri · Accepted solution]

  Only CS0-CS3 bit fields of  BCH_LAYOUTSELECT should be used for i.MX6
 
Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------