As for DRAM clocks : in default state both signals are the same and can be used for both (any)
CS0 or CS1 if this makes easier PCB design.
Have a great day,
Yuri
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------