Failed during ddr calibration

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Failed during ddr calibration

1,869 次查看
jiangt
Contributor I

@igorpadykov

We are working our board with iMX6 Quad processor.,failed during ddr calibration when Freq greater than 500MHz,I use Stress Tool V3.0,thanks for the help in advance. The log is as below:

  
============================================
DDR Stress Test (3.0.0)
Build: Dec 14 2018, 14:12:06
NXP Semiconductors.
============================================

============================================
Chip ID
CHIP ID = i.MX6 Dual/Quad (0x63)
Internal Revision = TO1.5
============================================

============================================
Boot Configuration
SRC_SBMR1(0x020d8004) = 0x00000000
SRC_SBMR2(0x020d801c) = 0x00000001
============================================

ARM Clock set to 800MHz

============================================
DDR configuration
BOOT_CFG3[5-4]: 0x00, Single DDR channel.
DDR type is DDR3
Data width: 64, bank num: 8
Row size: 14, col size: 10
Chip select CSD0 is used
Density per chip select: 1024MB
============================================

Current Temperature: 63
============================================

DDR Freq: 528 MHz

ddr_mr1=0x00000004
Start write leveling calibration...
running Write level HW calibration
MPWLHWERR register read out for factory diagnostics:
MPWLHWERR PHY0 = 0x3e1f1f1f
MPWLHWERR PHY1 = 0x1f1f1f1f

Write leveling calibration completed, update the following registers in your initialization script
MMDC_MPWLDECTRL0 ch0 (0x021b080c) = 0x00000000
MMDC_MPWLDECTRL1 ch0 (0x021b0810) = 0x00050000
MMDC_MPWLDECTRL0 ch1 (0x021b480c) = 0x00000000
MMDC_MPWLDECTRL1 ch1 (0x021b4810) = 0x00000000
Write DQS delay result:
Write DQS0 delay: 0/256 CK
Write DQS1 delay: 0/256 CK
Write DQS2 delay: 0/256 CK
Write DQS3 delay: 5/256 CK
Write DQS4 delay: 0/256 CK
Write DQS5 delay: 0/256 CK
Write DQS6 delay: 0/256 CK
Write DQS7 delay: 0/256 CK

Starting DQS gating calibration
. HC_DEL=0x00000000 result[00]=0x11111111
. HC_DEL=0x00000001 result[01]=0x11111111
. HC_DEL=0x00000002 result[02]=0x11111111
. HC_DEL=0x00000003 result[03]=0x11111111
. HC_DEL=0x00000004 result[04]=0x11111111
. HC_DEL=0x00000005 result[05]=0x11111111
. HC_DEL=0x00000006 result[06]=0x11111111
. HC_DEL=0x00000007 result[07]=0x11111111
. HC_DEL=0x00000008 result[08]=0x11111111
. HC_DEL=0x00000009 result[09]=0x11111111
. HC_DEL=0x0000000A result[0A]=0x11111111
. HC_DEL=0x0000000B result[0B]=0x11111111
. HC_DEL=0x0000000C result[0C]=0x11111111
. HC_DEL=0x0000000D result[0D]=0x11111111
ERROR FOUND, we can't get suitable value !!!!
dram test fails for all values.

Error: failed during ddr calibration

pastedImage_1.png

标签 (1)
0 项奖励
回复
5 回复数

1,684 次查看
igorpadykov
NXP Employee
NXP Employee

Hi 江 涛 

if erross are only for DQS gating calibration (all other tests passed),

they can be ignored. As common advice one can try to increase drive

strength and try test at lower frequencies. Recheck board layout against

sect.3.5 DDR routing rules i.MX6Q Hardware Guide

(so transmission path of some of the Byte Lanes is so long that maybe the DQS Gate
calibration routine of the Stress Test can't find find a suitable endpoint)

https://www.nxp.com/webapp/Download?colCode=IMX6DQ6SDLHDG 

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复

1,684 次查看
jiangt
Contributor I

Thanks for your reply,DDR stess test do not pass,it relate to pcb layout?

jiangt@okseeker.com

0 项奖励
回复

1,684 次查看
igorpadykov
NXP Employee
NXP Employee

yes it can be due to layout or schematic, one can recheck

it using i.MX6Q Hardware Guide. Also one can test with jtag:

perform write/read from memory.

Best regards
igor

0 项奖励
回复

1,684 次查看
jiangt
Contributor I

I use ddr3 stress tool V3.0 to test the development board that I buy,when I am going to do stress test,it also happens stress test fail,I am not sure that whether the ddr register configuration is wrong or I operate incorrectly? Thanks for your support

0 项奖励
回复

1,684 次查看
igorpadykov
NXP Employee
NXP Employee

one can look at ddr test description in presentation:

DES-N1936 i.MX 6UltraLite DDR Tools Overview and Hardware Design Considerations 

Best regards
igor

0 项奖励
回复