Dual channel memory access for DDRL3 SDRAM

cancel
Showing results for 
Search instead for 
Did you mean: 

Dual channel memory access for DDRL3 SDRAM

42 Views
Contributor III

I want to configure my imx6q so that the VPU and the A9 cores use two separate channels / AXI buses. However, I'm locked to DDRL3 memory, and  in the documentation on the MMDC ( i.MX 6DQ Reference Manual (IMX6DQRM R2, Part 2) ) it seems to say that dual channel support is limited to LPDDR2.

So does this mean that I have no way of separating the memory access of VPU and CPU without switching to LPDDR2?

Are there any plans to enable dual channel memory access for DDRL3 in the future?

LPDDR2LPDDR2

Labels (3)
0 Kudos
1 Reply

NXP TechSupport
NXP TechSupport

Hi Erlend

>So does this mean that I have no way of separating the memory access of

>VPU and CPU without switching to LPDDR2?

right.

 

>Are there any plans to enable dual channel memory access for DDRL3 in the future?

no plans, sorry.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos