Hello,
i.MX6 internal PMU, powered via VDD_SNVS_IN, controls generation of the
POR, based on the power supplies, as it described in section 60.5 (Power-On Reset
and power sequencing) of i.MX6 D/Q RM (IMX6DQRM, Rev. 3, 07/2015) :
"The internal POR_B signal will be held low until all of the following conditions are met:
• 4ms after the external power supply VDDHIGH_IN is valid
• 1ms after the VDD_SOC_CAP supply is valid
The 4ms and 1ms delays are derived from counting the 32kHz RTC clock cycles; the
accuracy depends on the accuracy of the RTC". And RTC stabilization time should be added
here. Also, let me remind, VDD_ARM_CAP is involved in POR considerations because
of power up sequence requirements.
Have a great day,
Yuri
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------