8MMINILPD4-EVK Schematic question for note on pull up/down

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

8MMINILPD4-EVK Schematic question for note on pull up/down

跳至解决方案
1,689 次查看
jefflfree
Contributor III

There is a note about "IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.". What is the default? And how are these to be disabled?

0 项奖励
回复
1 解答
1,521 次查看
gusarambula
NXP TechSupport
NXP TechSupport

Hello Jeff Freeman,

Details on the reason behind this note can be found on the i.MX8MM Erratum e50080 (link below, you may need to login to download this file).

https://www.nxp.com/webapp/Download?colCode=IMX8MM_0N87W

The default configuration for most pins is the resistor pull enabled so you would need to disable these. You can see the default configuration for each pin on the  i.MX8MM Reference Manual (link below) on each of the pads registers. The variable is PE (Pull Resistors Enable Field)

https://www.nxp.com/webapp/Download?colCode=IMX8MMRM

I hope this helps!

Regards,

在原帖中查看解决方案

0 项奖励
回复
1 回复
1,522 次查看
gusarambula
NXP TechSupport
NXP TechSupport

Hello Jeff Freeman,

Details on the reason behind this note can be found on the i.MX8MM Erratum e50080 (link below, you may need to login to download this file).

https://www.nxp.com/webapp/Download?colCode=IMX8MM_0N87W

The default configuration for most pins is the resistor pull enabled so you would need to disable these. You can see the default configuration for each pin on the  i.MX8MM Reference Manual (link below) on each of the pads registers. The variable is PE (Pull Resistors Enable Field)

https://www.nxp.com/webapp/Download?colCode=IMX8MMRM

I hope this helps!

Regards,

0 项奖励
回复