PN7642 SPIA master mode

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

PN7642 SPIA master mode

Jump to solution
2,040 Views
artem_pn
Contributor II

Hello! 

I am using PN7642. I would like to ask is it possible to use SPI that is connected to host interface pins ATX_A, ATX_B, ATX_C, ATX_D in master mode or it can be configured only to work in slave mode? 

Thanks in advance! 

Artem

 

0 Kudos
Reply
1 Solution
2,010 Views
EduardoZamora
NXP TechSupport
NXP TechSupport

Hello @artem_pn

Hope you are doing well.

Host Interface pins may be intended for SPI target functionality. SPI controller should have dedicated pins according to PN7642 Data Sheet, Section 8 pinning information.

Regards,
Eduardo.

View solution in original post

0 Kudos
Reply
2 Replies
2,011 Views
EduardoZamora
NXP TechSupport
NXP TechSupport

Hello @artem_pn

Hope you are doing well.

Host Interface pins may be intended for SPI target functionality. SPI controller should have dedicated pins according to PN7642 Data Sheet, Section 8 pinning information.

Regards,
Eduardo.

0 Kudos
Reply
1,989 Views
artem_pn
Contributor II

Thank you!

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-1906382%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EPN7642%20SPIA%20master%20mode%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1906382%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello!%26nbsp%3B%3C%2FP%3E%3CP%3EI%20am%20using%20PN7642.%20I%20would%20like%20to%20ask%20is%20it%20possible%20to%20use%20SPI%20that%20is%20connected%20to%20host%20interface%20pins%20ATX_A%2C%20ATX_B%2C%20ATX_C%2C%20ATX_D%20in%20master%20mode%20or%20it%20can%20be%20configured%20only%20to%20work%20in%20slave%20mode%3F%26nbsp%3B%3C%2FP%3E%3CP%3EThanks%20in%20advance!%26nbsp%3B%3C%2FP%3E%3CP%3EArtem%3C%2FP%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-1907010%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20PN7642%20SPIA%20master%20mode%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1907010%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EThank%20you!%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-1906624%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20PN7642%20SPIA%20master%20mode%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1906624%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F235501%22%20target%3D%22_blank%22%3E%40artem_pn%3C%2FA%3E%3C%2FP%3E%0A%3CP%3EHope%20you%20are%20doing%20well.%3C%2FP%3E%0A%3CP%3EHost%20Interface%20pins%20may%20be%20intended%20for%20SPI%20target%20functionality.%20SPI%20controller%20should%20have%20dedicated%20pins%20according%20to%20%3CA%20href%3D%22https%3A%2F%2Fwww.nxp.com%2Fdocs%2Fen%2Fdata-sheet%2FPN7642.pdf%22%20target%3D%22_blank%22%20rel%3D%22nofollow%20noopener%20noreferrer%22%3EPN7642%20Data%20Sheet%3C%2FA%3E%2C%20Section%208%20pinning%20information.%3C%2FP%3E%0A%3CP%3ERegards%2C%3CBR%20%2F%3EEduardo.%3C%2FP%3E%3C%2FLINGO-BODY%3E