1 解答
09-03-2020
07:47 AM
1,793 次查看
CommunityBot
Community Manager
This an automatic process.
We are marking this post as solved, due to the either low activity or any reply marked as correct.
If you have additional questions, please create a new post and reference to this closed post.
NXP Community!
We are marking this post as solved, due to the either low activity or any reply marked as correct.
If you have additional questions, please create a new post and reference to this closed post.
NXP Community!
2 回复数
09-03-2020
07:47 AM
1,794 次查看
CommunityBot
Community Manager
This an automatic process.
We are marking this post as solved, due to the either low activity or any reply marked as correct.
If you have additional questions, please create a new post and reference to this closed post.
NXP Community!
We are marking this post as solved, due to the either low activity or any reply marked as correct.
If you have additional questions, please create a new post and reference to this closed post.
NXP Community!
12-18-2014
05:47 AM
1,794 次查看


NXP Employee
Hi Luke,
UART IP in Vybrid SoC can run on much faster speed than it is normally required. So there is no sense to specify it. We can compute theoretical maximum from the clock chain.
Let's say IPS_bus_clock which is used to clock UART module is 66MHz. Baud rate is divided at least by 16 times due to bit filtering.
UART baud rate = UART module clock / (16 × (SBR[12:0] + BRFD)).
So theoretical maximum is 66.6MHz / 16 = 4.1625 MHz. Real maximal value would have to be simulated and then tested.
/Jiri
回复
