Hi Oleg Petrakivskyi,
Apologies for our delayed response.
From your information, DMA transmission is fine. Overall domination among the bus is changed into the interrupt controller after the CPU acknowledges DMA request, to verify Rx FIFO - could you please share your slave peripheral device hardware information with us. It'll help us to debug/reproduce your issue in my end.
Thanks
Timesys Support