IFC controller INPUT CLOCK

[faizmajeed]

I am using T1042 and interfacing some Flashes to IFC. I am confused about its frequency that is coming from platform block. This can be min of 300MHZ. IFC will get 300/2 which is 150MHZ. But IFC supports 100MHZ. how should i solve this clocking problem.

I have attached some snaps to justify my question. please review these snaps and suggest me some solution.

[r8070z]

Have a great day,

The 100 MHz limit means that  F_pmck/2/IFC_CCR[CLKDIV]  must be less or equal to 100 MHz, where F_pmck is platform clock frequency. It does not mean that we can reach 100 MHz at any available platform clock frequency. For F_pmck = 300 MHz  maximal IFC_CLK frequency is 300/2/2=75 MHz.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------