How to disable some logic when the CPC is configured as SRAM on T4240

[cai_tx]

I have configured the CPC as SRAM on the T4240 ,

By design, cache block consists of fast cache memory and address associative logic, this logic continuously monitoring bus transactions and perform necessary actions, if any particular memory access hits cache line.

When the cache is configured as SRAM, this associative logic as still active and may consume SRAM memory bandwidth and/or add some random latency to SRAM memory accesses.

The information on how to disable this logic is not specified in our public documentation, how to disable this logic?

[ufedor]

You wrote:

> When the cache is configured as SRAM, this associative logic as still active

> and may consume SRAM memory bandwidth and/or add some random

> latency to SRAM memory accesses.

Your assumption is not correct.

[cai_tx]

when CPC is configured as SRAM, is there  some logic still active and may consume SRAM  

memory bandwidth and/or add some random latency to SRAM memory accesses ？

[ufedor]

> is there  some logic still active and may consume SRAM memory bandwidth

> and/or add some random latency to SRAM memory accesses ？

There are no such logic issues with CPC configured as SRAM.

[cai_tx]

当CPC用作SRAM时，是否存在相关逻辑？，能否关闭这些逻辑去降低访问延时，或者是否有其他降低延时的解决方案？