Displaying CPC Content

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Displaying CPC Content

1,698件の閲覧回数
burakorcun_ozka
Contributor III

Hello everybody,

I'm working on CCF (corenet coherency fabric) and CPC (corenet platform cache, or L3 cache) in T1042D4RDB. I studied how CCF works and uses CPC for performance about RAM I/O operations. At this point, i need to display CPC content when data is written to RAM, because i want to test Write-Back and Write-Through policies, also want to know about what happened when the cache is disabled, invalidated and flushed.

Is there any way to display CPC content?

Thanks in advanced.

ラベル(1)
タグ(4)
0 件の賞賛
返信
2 返答(返信)

1,584件の閲覧回数
alexander_yakov
NXP Employee
NXP Employee

There is no way to read the contents of CPC, when this device is configured as L3 cache. CPC device may be configured as SRAM, in this case you can read its contents just as common RAM, but when the device is configured in L3 cache mode, this is not possible. To understand the difference between Write-Back anf Write-Through, I recommend using an indirect method - by measuring write times in various write modes (linear write, random write with step higher than cache line size, and etc). 

1,584件の閲覧回数
burakorcun_ozka
Contributor III

Thank you Alexander. I will try the methods for CPC.

0 件の賞賛
返信