DPAA Frame manager Rx interrupt management

[gianlucadb]

Hello, I'm trying to manage the DPAA Frame Manager in indipendent mode on T1024 processor.

I don't found in the documentation how to enable the interrupt on the Rx frame.

I have set RxFIntM bit on the Rx Queue Descriptor to generate the event, but I'm not able to found how to permits the event to generate an interrupt to the MPIC module on the processor where to attach a service routine.

Someone can help me, thanks

[bpe]

The scheme is as follows. Events not masked in IM RxQD[RxFIntM, BSYIntM],
are forwarded to the FMFP_FCEV register selected by RxQD[FPMEVT_SEL],
which takes the format specified in T1024DPAARM, Section 5.13.22
These are write-one-to-clear bits. Further, if not masked in FMFP_CEE,
the request is forwarded to MPIC interrupt 80. See T1024DPAARM, Sections 5.7.3.8,
5.7.3.9, T1024RM, Table 5-1 and Section 24.3.73 for more information.

Have a great day,
Platon

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

[gianlucadb]

Thanks for the answer.

Do you know if it is possible also to have an Interrupt at the end of frame transmission ?

I did not find in the Tx Buffer Descriptor a bit relative to end transmission.

Gianluca