S32M276 - Constant 1s reset Loop (MCU_HSE_SWT_RST_RESET) using RTD 6.0.0

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

S32M276 - Constant 1s reset Loop (MCU_HSE_SWT_RST_RESET) using RTD 6.0.0

Jump to solution
527 Views

Hi,
We are experiencing a continuous reset loop on both a custom board based on the S32M276 and in the official NXP development board using RTD 6.0.0.

Observed Behavior:
When the JTAG debugger is connected, the application runs correctly without any unexpected resets.
Upon reconnecting the debugger and inspecting the reset reason via the MCU/RGM status registers, the reset cause is identified as: MCU_HSE_SWT_RST_RESET.


The reset counter associated with the HSE Watchdog (HSE_WDT) increments after every cycle.

After disconnecting the debugger and doing a power cycle the device enters a reset loop approximately every 1 second.


Current Configuration:
    MCU: S32M276
    RTD Version: 6.0.0

- Could you please clarify the specific trigger for MCU_HSE_SWT_RST_RESET?
- What is the recommended procedure in RTD 6.0.0 to either disable this HSE-managed reset or properly service the WDT?

 

Thanks

- Miguel Marquez

Tags (4)
1 Solution
441 Views

The solution was to prescale the HSE Clock from 120MHz to 60MHz. 

View solution in original post

0 Kudos
Reply
3 Replies
464 Views
Julián_AragónM
NXP TechSupport
NXP TechSupport

Hi @Miguel_Marquez_Schaeffler,

Thank you for the detailed explanation, along with the additional debug information.

From your description, this sounds like a clock configuration issue. Usually, this behavior happens when clock ratios are not followed: [s32k312]Read reset reason by RTD function, HSE_SWT_RST is occurred after a functional reset. - NXP ...

Could you please confirm you've followed the clocking modes as detailed in chapter 21.7.2 from the S32M27XRM? Specifically, check HSE_CLK configuration: Solved: S32K312 flexcan example not running on Power reset - NXP Community.

Best regards,
Julián

0 Kudos
Reply
514 Views

After further research on the forums we believe this information might be useful to debug the issue: (This is with the debugger connected)

 

UT0 REGISTER VALUE

Miguel_Marquez_Schaeffler_0-1776194807760.png

DCMUTS VALUE

Miguel_Marquez_Schaeffler_1-1776194830840.png

UTEST MEMORY START: 

Miguel_Marquez_Schaeffler_2-1776194844252.png

 

 

442 Views

The solution was to prescale the HSE Clock from 120MHz to 60MHz. 

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2350938%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ES32M276%20-%20Constant%201s%20reset%20Loop%20(MCU_HSE_SWT_RST_RESET)%20using%20RTD%206.0.0%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2350938%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E%3CSPAN%3EHi%2C%3CBR%20%2F%3EWe%20are%20experiencing%20a%20continuous%20reset%20loop%20on%20both%20a%20custom%20board%20based%20on%20the%20S32M276%20and%20in%20the%20official%20NXP%20development%20board%20using%20RTD%206.0.0.%3CBR%20%2F%3E%3CBR%20%2F%3EObserved%20Behavior%3A%3CBR%20%2F%3EWhen%20the%20JTAG%20debugger%20is%20connected%2C%20the%20application%20runs%20correctly%20without%20any%20unexpected%20resets.%3C%2FSPAN%3E%3CSPAN%3EUpon%20reconnecting%20the%20debugger%20and%20inspecting%20the%20reset%20reason%20via%20the%20MCU%2FRGM%20status%20registers%2C%20the%20reset%20cause%20is%20identified%20as%3A%20MCU_HSE_SWT_RST_RESET.%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3E%3CBR%20%2F%3EThe%20reset%20counter%20associated%20with%20the%20HSE%20Watchdog%20(HSE_WDT)%20increments%20after%20every%20cycle.%3CBR%20%2F%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSTRONG%3EAfter%20disconnecting%20the%20debugger%20and%20doing%20a%20power%20cycle%3C%2FSTRONG%3E%26nbsp%3Bthe%20device%20enters%20a%20reset%20loop%20approximately%20every%201%20second.%3C%2FP%3E%3CP%3E%3CSPAN%3E%3CBR%20%2F%3ECurrent%20Configuration%3A%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20MCU%3A%20S32M276%3CBR%20%2F%3E%26nbsp%3B%26nbsp%3B%26nbsp%3B%20RTD%20Version%3A%206.0.0%3CBR%20%2F%3E%3CBR%20%2F%3E-%20Could%20you%20please%20clarify%20the%20specific%20trigger%20for%20MCU_HSE_SWT_RST_RESET%3F%3CBR%20%2F%3E-%20What%20is%20the%20recommended%20procedure%20in%20RTD%206.0.0%20to%20either%20disable%20this%20HSE-managed%20reset%20or%20properly%20service%20the%20WDT%3F%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3CP%3E%3CSPAN%3EThanks%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3E-%20Miguel%20Marquez%3C%2FSPAN%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2350945%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20S32M276%20-%20Constant%201s%20reset%20Loop%20(MCU_HSE_SWT_RST_RESET)%20using%20RTD%206.0.0%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2350945%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EAfter%20further%20research%20on%20the%20forums%20we%20believe%20this%20information%20might%20be%20useful%20to%20debug%20the%20issue%3A%20(This%20is%20with%20the%20debugger%20connected)%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EUT0%20REGISTER%20VALUE%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22Miguel_Marquez_Schaeffler_0-1776194807760.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Miguel_Marquez_Schaeffler_0-1776194807760.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Miguel_Marquez_Schaeffler_0-1776194807760.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Miguel_Marquez_Schaeffler_0-1776194807760.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F382345iBAC64866E4B3282A%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22Miguel_Marquez_Schaeffler_0-1776194807760.png%22%20alt%3D%22Miguel_Marquez_Schaeffler_0-1776194807760.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3EDCMUTS%20VALUE%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22Miguel_Marquez_Schaeffler_1-1776194830840.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Miguel_Marquez_Schaeffler_1-1776194830840.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Miguel_Marquez_Schaeffler_1-1776194830840.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Miguel_Marquez_Schaeffler_1-1776194830840.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F382346iACC18EA7B5C0287F%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22Miguel_Marquez_Schaeffler_1-1776194830840.png%22%20alt%3D%22Miguel_Marquez_Schaeffler_1-1776194830840.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3EUTEST%20MEMORY%20START%3A%26nbsp%3B%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22Miguel_Marquez_Schaeffler_2-1776194844252.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Miguel_Marquez_Schaeffler_2-1776194844252.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Miguel_Marquez_Schaeffler_2-1776194844252.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Miguel_Marquez_Schaeffler_2-1776194844252.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F382347i344890CCB39508A3%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22Miguel_Marquez_Schaeffler_2-1776194844252.png%22%20alt%3D%22Miguel_Marquez_Schaeffler_2-1776194844252.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2351766%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20S32M276%20-%20Constant%201s%20reset%20Loop%20(MCU_HSE_SWT_RST_RESET)%20using%20RTD%206.0.0%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2351766%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F261685%22%20target%3D%22_blank%22%3E%40Miguel_Marquez_Schaeffler%3C%2FA%3E%2C%3C%2FP%3E%0A%3CP%3EThank%20you%20for%20the%20detailed%20explanation%2C%20along%20with%20the%20additional%20debug%20information.%3C%2FP%3E%0A%3CP%3EFrom%20your%20description%2C%20this%20sounds%20like%20a%20clock%20configuration%20issue.%20Usually%2C%20this%20behavior%20happens%20when%20clock%20ratios%20are%20not%20followed%3A%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32K%2Fs32k312-Read-reset-reason-by-RTD-function-HSE-SWT-RST-is%2Ftd-p%2F1972653%22%20target%3D%22_blank%22%3E%5Bs32k312%5DRead%20reset%20reason%20by%20RTD%20function%2C%20HSE_SWT_RST%20is%20occurred%20after%20a%20functional%20reset.%20-%20NXP%20Community.%3C%2FA%3E%3C%2FP%3E%0A%3CP%3ECould%20you%20please%20confirm%20you've%20followed%20the%20clocking%20modes%20as%20detailed%20in%20chapter%26nbsp%3B21.7.2%20from%20the%20S32M27XRM%3F%20Specifically%2C%20check%20HSE_CLK%20configuration%3A%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32K%2FS32K312-flexcan-example-not-running-on-Power-reset%2Fm-p%2F1802558%22%20target%3D%22_blank%22%3ESolved%3A%20S32K312%20flexcan%20example%20not%20running%20on%20Power%20reset%20-%20NXP%20Community%3C%2FA%3E.%3C%2FP%3E%0A%3CP%3EBest%20regards%2C%3CBR%20%2F%3EJuli%C3%A1n%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2352517%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20S32M276%20-%20Constant%201s%20reset%20Loop%20(MCU_HSE_SWT_RST_RESET)%20using%20RTD%206.0.0%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2352517%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EThe%20solution%20was%20to%20prescale%20the%20HSE%20Clock%20from%20120MHz%20to%2060MHz.%26nbsp%3B%3C%2FP%3E%3C%2FLINGO-BODY%3E