s32k sai mclk problem

[nullnullnull]

a case ：

sample rate 96k  tdm 8channel 32bit per word

bclk will be 24.576mhz

then, mclk should be 49.512mhz

why the frequency of mclk cannot be more than 24.576mhz in datasheet?

[Robin_Shen]

Hi

There is BYP Bit Clock Bypass in 75.6.1.6 Transmit Configuration 2 (TCR2) :

If set, it allows to bypass the bit clock divider, thus BCLK is divided by 1 of audio master clock.

Best Regards,
Robin
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------