control intterupt timer.

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

control intterupt timer.

379件の閲覧回数
rlaxortn
Contributor IV

i am using s32ds, RTD version is 4.0.0. mcu is s32k314. 

 

i use timer interrupt by PIT.

1. Is there a register to turn the interrupt timer on and off?

except by PIT function(ex, Pit_Ip_StartChannel,  Pit_Ip_StopChannel)

 

2. i wanna make source code for control interrupt timer except PIT Function. 

like (__asm volatile ("cpsid i"), __asm volatile ("cpsie i")). but it is not work. how do i?

 

thanks to help

 

タグ(2)
0 件の賞賛
返信
1 返信

267件の閲覧回数
VaneB
NXP TechSupport
NXP TechSupport

Hi @rlaxortn 

You can directly manipulate the PIT registers to disable the interrupt if you prefer not to use the APIs.

Regarding the inline assembly instruction __asm volatile ("cpsid i"); On ARM Cortex‑M devices, this instruction sets the PRIMASK register, which globally disables all maskable interrupts. It does not disable an individual interrupt source. 

 

BR, VaneB

0 件の賞賛
返信
%3CLINGO-SUB%20id%3D%22lingo-sub-2325248%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%E5%89%B2%E3%82%8A%E8%BE%BC%E3%81%BF%E3%82%BF%E3%82%A4%E3%83%9E%E3%83%BC%E3%82%92%E5%88%B6%E5%BE%A1%E3%81%97%E3%81%BE%E3%81%99%E3%80%82%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2325248%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E%E7%A7%81%E3%81%AF%20s32ds%20%E3%82%92%E4%BD%BF%E7%94%A8%E3%81%97%E3%81%A6%E3%81%84%E3%81%BE%E3%81%99%E3%80%82RTD%20%E3%83%90%E3%83%BC%E3%82%B8%E3%83%A7%E3%83%B3%E3%81%AF%204.0.0%20%E3%81%A7%E3%81%99%E3%80%82MCU%E3%81%AFS32K314%E3%81%A7%E3%81%99%E3%80%82%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EPIT%20%E3%81%AB%E3%82%88%E3%82%8B%E3%82%BF%E3%82%A4%E3%83%9E%E3%83%BC%E5%89%B2%E3%82%8A%E8%BE%BC%E3%81%BF%E3%82%92%E4%BD%BF%E7%94%A8%E3%81%97%E3%81%BE%E3%81%99%E3%80%82%3C%2FP%3E%3CP%3E1.%20%E5%89%B2%E3%82%8A%E8%BE%BC%E3%81%BF%E3%82%BF%E3%82%A4%E3%83%9E%E3%83%BC%E3%81%AE%E3%82%AA%E3%83%B3%2F%E3%82%AA%E3%83%95%E3%82%92%E5%88%87%E3%82%8A%E6%9B%BF%E3%81%88%E3%82%8B%E3%83%AC%E3%82%B8%E3%82%B9%E3%82%BF%E3%81%AF%E3%81%82%E3%82%8A%E3%81%BE%E3%81%99%E3%81%8B%3F%3C%2FP%3E%3CP%3EPIT%E9%96%A2%E6%95%B0%E3%82%92%E9%99%A4%E3%81%8F(%E4%BE%8B%3A%20%3CSPAN%3EPit_Ip_StartChannel%E3%80%81%3C%2FSPAN%3E%20%3CSPAN%3EPit_Ip_StopChannel)%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3CP%3E%3CSPAN%3E2.%20PIT%20%E9%96%A2%E6%95%B0%E4%BB%A5%E5%A4%96%E3%81%AE%E5%88%B6%E5%BE%A1%E5%89%B2%E3%82%8A%E8%BE%BC%E3%81%BF%E3%82%BF%E3%82%A4%E3%83%9E%E3%83%BC%E3%81%AE%E3%82%BD%E3%83%BC%E3%82%B9%20%E3%82%B3%E3%83%BC%E3%83%89%E3%82%92%E4%BD%9C%E6%88%90%E3%81%97%E3%81%9F%E3%81%84%E3%81%A8%E6%80%9D%E3%81%84%E3%81%BE%E3%81%99%E3%80%82%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3E%EF%BC%88%20%3CSPAN%20class%3D%22%22%3E__asm%3C%2FSPAN%3E%20%3CSPAN%20class%3D%22%22%3Evolatile%3C%2FSPAN%3E%20(%3CSPAN%20class%3D%22%22%3E%22cpsid%20i%22)%2C%26nbsp%3B%3CSPAN%20class%3D%22%22%3E__%E3%82%A2%E3%82%BB%E3%83%B3%E3%83%96%E3%83%AA%3C%2FSPAN%3E%3CSPAN%20class%3D%22%22%3E%E6%8F%AE%E7%99%BA%E6%80%A7%3C%2FSPAN%3E%EF%BC%88%22cpsie%20i%22%EF%BC%89%EF%BC%89%E3%81%AE%E3%82%88%E3%81%86%E3%81%AB%E3%80%82%E3%81%97%E3%81%8B%E3%81%97%E3%81%9D%E3%82%8C%E3%81%AF%E4%BB%95%E4%BA%8B%E3%81%A7%E3%81%AF%E3%81%82%E3%82%8A%E3%81%BE%E3%81%9B%E3%82%93%E3%80%82%E3%81%A9%E3%81%86%E3%81%99%E3%82%8C%E3%81%B0%E3%81%84%E3%81%84%E3%81%A7%E3%81%99%E3%81%8B%EF%BC%9F%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3CP%3E%3CSPAN%3E%3CSPAN%20class%3D%22%22%3E%E5%8A%A9%E3%81%91%E3%81%A6%E3%81%84%E3%81%9F%E3%81%A0%E3%81%8D%E3%81%82%E3%82%8A%E3%81%8C%E3%81%A8%E3%81%86%E3%81%94%E3%81%96%E3%81%84%E3%81%BE%E3%81%99%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2331839%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20control%20intterupt%20timer.%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2331839%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E%E3%81%93%E3%82%93%E3%81%AB%E3%81%A1%E3%81%AF%E3%80%81%20%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F249289%22%20target%3D%22_blank%22%3E%40rlaxortn%3C%2FA%3E%3C%2FP%3E%0A%3CP%3EAPI%E3%82%92%E4%BD%BF%E3%81%84%E3%81%9F%E3%81%8F%E3%81%AA%E3%81%84%E5%A0%B4%E5%90%88%E3%81%AF%E3%80%81PIT%E3%83%AC%E3%82%B8%E3%82%B9%E3%82%BF%E3%82%92%E7%9B%B4%E6%8E%A5%E6%93%8D%E4%BD%9C%E3%81%97%E3%81%A6%E5%89%B2%E3%82%8A%E8%BE%BC%E3%81%BF%E3%82%92%E7%84%A1%E5%8A%B9%E3%81%AB%E3%81%99%E3%82%8B%E3%81%93%E3%81%A8%E3%82%82%E3%81%A7%E3%81%8D%E3%81%BE%E3%81%99%E3%80%82%3C%2FP%3E%0A%3CP%3E%E3%82%A4%E3%83%B3%E3%83%A9%E3%82%A4%E3%83%B3%E3%82%A2%E3%82%BB%E3%83%B3%E3%83%96%E3%83%AA%E5%91%BD%E4%BB%A4%3CEM%3E%3CSTRONG%3E__asm%20volatile%20(%22cpsid%20i%22)%3B%3C%2FSTRONG%3E%3C%2FEM%3E%E3%81%AB%E9%96%A2%E3%81%97%E3%81%A6%E3%80%81ARM%20Cortex-M%20%E3%83%87%E3%83%90%E3%82%A4%E3%82%B9%E3%81%A7%E3%81%AF%E3%80%81%E3%81%93%E3%81%AE%E5%91%BD%E4%BB%A4%E3%81%AF%20PRIMASK%20%E3%83%AC%E3%82%B8%E3%82%B9%E3%82%BF%E3%82%92%E8%A8%AD%E5%AE%9A%E3%81%97%E3%80%81%E3%81%99%E3%81%B9%E3%81%A6%E3%81%AE%E3%83%9E%E3%82%B9%E3%82%AF%E5%8F%AF%E8%83%BD%E3%81%AA%E5%89%B2%E3%82%8A%E8%BE%BC%E3%81%BF%E3%82%92%E3%82%B0%E3%83%AD%E3%83%BC%E3%83%90%E3%83%AB%E3%81%AB%E7%84%A1%E5%8A%B9%E3%81%AB%E3%81%97%E3%81%BE%E3%81%99%E3%80%82%E5%80%8B%E3%80%85%E3%81%AE%E5%89%B2%E3%82%8A%E8%BE%BC%E3%81%BF%E3%82%BD%E3%83%BC%E3%82%B9%E3%82%92%E7%84%A1%E5%8A%B9%E3%81%AB%E3%81%99%E3%82%8B%E3%82%82%E3%81%AE%E3%81%A7%E3%81%AF%E3%81%82%E3%82%8A%E3%81%BE%E3%81%9B%E3%82%93%E3%80%82%3C%2FP%3E%0A%3CBR%20%2F%3E%0A%3CP%3EBR%E3%80%81VaneB%3C%2FP%3E%3C%2FLINGO-BODY%3E