UART DMA (time gap between bytes)

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

UART DMA (time gap between bytes)

1,325件の閲覧回数
jjjopaul
Contributor I

Controller used : S32K344

I want to send (transmit) data via UART (DMA method) and also ensure that there is a time gap between each byte that is placed in the DATA register. I want to configure the whole data block in DMA initially and let DMA place each byte after a time interval. 

Is there a way to ensure that there is a time gap between each byte that DMA places in the DATA register.? 

0 件の賞賛
返信
1 返信

1,311件の閲覧回数
lukaszadrapa
NXP TechSupport
NXP TechSupport

Hi,

yes, DMA supports periodic triggering by PIT.

lukaszadrapa_0-1620213907216.png

Notice that the configuration above is hardwired. Only DMA channels 0-3 can be used for this feature and corresponding PIT channel needs to be configured. So, if you want to trigger DMA channel 0, only PIT 0 can be used.

Take a look at "17.4.1 DMA channels with periodic triggering capability" for more details. The feature can be enabled by TRIG bit in DMAMUX channel configuration register.

Regards,

Lukas

 

0 件の賞賛
返信