[Security] CSEC verification failure handling

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

[Security] CSEC verification failure handling

ソリューションへジャンプ
1,042件の閲覧回数
Gideon
Contributor III

Dear NXPs:

 

 

background:

CMD_BOOT_DEFINE→BootManager 6KB Use CSEC's secureboot mechanism for verification.

The secondary verification area is Flex NVM Bootloader;

The area of third-level verification is Application;

Use CSEC's secureboot mechanism to verify the BootManager image. Select A. Sequential Boot Mode during the development phase; select B. Strict Sequential Boot Mode during the mass production phase.

Question:

Q1: We learned from AN5401 that no matter you choose A or B, when the Secureboot verification fails, the chip will cycle through Reset to execute the ROM verification code. As a result, the device cannot enter the normal application. Unable to boot errors may also occur after mass production. To facilitate investigation, how can I eliminate secureboot issues? The CSEC module does not seem to output some debugging information.

0 件の賞賛
返信
1 解決策
1,024件の閲覧回数
lukaszadrapa
NXP TechSupport
NXP TechSupport

Hi @Gideon 

strict sequential secure boot mode is highest possible protection. If this mode fails, the device will never leave reset state, there's no way to recover and you can't get any debugging information.
If sequential boot mode fails, the only effect is that the application can't use boot protected keys. Everything else will work. You can attach a debugger and investigate the reason.

Regards,
Lukas

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,025件の閲覧回数
lukaszadrapa
NXP TechSupport
NXP TechSupport

Hi @Gideon 

strict sequential secure boot mode is highest possible protection. If this mode fails, the device will never leave reset state, there's no way to recover and you can't get any debugging information.
If sequential boot mode fails, the only effect is that the application can't use boot protected keys. Everything else will work. You can attach a debugger and investigate the reason.

Regards,
Lukas

0 件の賞賛
返信