S32K348 set lockcore

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

S32K348 set lockcore

690 Views
youngkin
Contributor III

hello, 

I have three questions that need help to answer, thank you!

1. can you provide a lockcore  sample 

2.  how  can  i  verify the function ?

Tags (1)
0 Kudos
Reply
1 Reply

662 Views
petervlna
NXP TechSupport
NXP TechSupport

Hello,

1. can you provide a lockcore sample?

Do you mean lock step programming example?

The S32K348 has dual Arm Cortex-M7 cores, but they are not automatically configured in lockstep. By default, they run in asymmetric or symmetric multiprocessing mode.
To switch it to the lockstep, you will program the DCF record - UTEST_MISC[LOCKSTEP_EN].
See the DCF clients file attached to reference manual document for more information.
 
For programming you can use this example in the thread: C40_Ip_Example_S32K344.zip
 

2. how can i verify the function ?

You can check in the Read-Only GPR On Functional Reset 19 (DCMROF19) register.

DCM_GPR base address: 402A_C000h

DCMROF19-offset 348h

petervlna_0-1765179477346.png

Best regards,

Peter

 

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2256552%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ES32K348%20set%20lockcore%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2256552%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3Ehello%2C%26nbsp%3B%3C%2FP%3E%3CP%3EI%20have%20three%20questions%20that%20need%20help%20to%20answer%2C%20thank%20you%EF%BC%81%3C%2FP%3E%3CP%3E1.%20can%20you%20provide%20a%20lockcore%26nbsp%3B%20sample%26nbsp%3B%3C%2FP%3E%3CP%3E2.%26nbsp%3B%26nbsp%3Bhow%26nbsp%3B%20can%26nbsp%3B%20i%26nbsp%3B%20verify%20the%20function%20%3F%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2256874%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20S32K348%20set%20lockcore%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2256874%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%2C%3C%2FP%3E%0A%3CBLOCKQUOTE%3E1.%20can%20you%20provide%20a%20lockcore%20sample%3F%3C%2FBLOCKQUOTE%3E%0A%3CP%3EDo%20you%20mean%20lock%20step%20programming%20example%3F%3C%2FP%3E%0A%3CDIV%3EThe%20S32K348%20has%20dual%20Arm%20Cortex-M7%20cores%2C%20but%20they%20are%20not%20automatically%20configured%20in%20lockstep.%20By%20default%2C%20they%20run%20in%20asymmetric%20or%20symmetric%20multiprocessing%20mode.%3C%2FDIV%3E%0A%3CDIV%3ETo%20switch%20it%20to%20the%20lockstep%2C%20you%20will%20program%20the%20DCF%20record%20-%26nbsp%3BUTEST_MISC%5BLOCKSTEP_EN%5D.%3C%2FDIV%3E%0A%3CDIV%3ESee%20the%20DCF%20clients%20file%20attached%20to%20reference%20manual%20document%20for%20more%20information.%3C%2FDIV%3E%0A%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%0A%3CDIV%3EFor%20programming%20you%20can%20use%20this%20example%20in%20the%20thread%3A%26nbsp%3B%3CSPAN%20class%3D%22lia-link-navigation%20lia-attachment-link-disabled%20lia-link-disabled%22%20aria-disabled%3D%22true%22%3EC40_Ip_Example_S32K344.zip%3C%2FSPAN%3E%3C%2FDIV%3E%0A%3CDIV%3E%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32K%2FS32K344-Lock-step-kernel%2Fm-p%2F1934901%22%20target%3D%22_blank%22%3Ehttps%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32K%2FS32K344-Lock-step-kernel%2Fm-p%2F1934901%3C%2FA%3E%3C%2FDIV%3E%0A%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%0A%3CBLOCKQUOTE%3E%0A%3CP%3E2.%20how%20can%20i%20verify%20the%20function%20%3F%3C%2FP%3E%0A%3C%2FBLOCKQUOTE%3E%0A%3CP%3EYou%20can%20check%20in%20the%26nbsp%3BRead-Only%20GPR%20On%20Functional%20Reset%2019%20(DCMROF19)%20register.%3C%2FP%3E%0A%3CP%3EDCM_GPR%20base%20address%3A%20402A_C000h%3C%2FP%3E%0A%3CP%3EDCMROF19-offset%20348h%3C%2FP%3E%0A%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22petervlna_0-1765179477346.png%22%20style%3D%22width%3A%20632px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22petervlna_0-1765179477346.png%22%20style%3D%22width%3A%20632px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F368906i1B1F979F60AD4F27%2Fimage-dimensions%2F632x121%3Fv%3Dv2%22%20width%3D%22632%22%20height%3D%22121%22%20role%3D%22button%22%20title%3D%22petervlna_0-1765179477346.png%22%20alt%3D%22petervlna_0-1765179477346.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FP%3E%0A%3CP%3EBest%20regards%2C%3C%2FP%3E%0A%3CP%3EPeter%3C%2FP%3E%0A%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E