S32K148 SAI - clock edge to data out

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

S32K148 SAI - clock edge to data out

跳至解决方案
2,707 次查看
jakub_mielczare
Contributor IV

Hello,

In my application I am using S32K148's SAI0 as transmitter and bitclock and framesync slave. I noticed that there is about 15-20ns delay between the external bit clock edge and data being output (please see attached screenshots). Can this be descreased by some register configuration?

Best regards,

Jakub

标记 (1)
0 项奖励
回复
1 解答
2,652 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hi Jakub,

The delay is specified in the datasheet rev.11 and it seems to be within the specification.

I would recommend measuring the analog signal with an oscilloscope.

pastedImage_1.png

pastedImage_3.png

BR, Daniel

在原帖中查看解决方案

1 回复
2,653 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hi Jakub,

The delay is specified in the datasheet rev.11 and it seems to be within the specification.

I would recommend measuring the analog signal with an oscilloscope.

pastedImage_1.png

pastedImage_3.png

BR, Daniel