S32K116 ADC - Maximum possible sampling time

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

S32K116 ADC - Maximum possible sampling time

跳至解决方案
2,085 次查看
markus1
Contributor II

Hello,

in order to reduce my BOM count in a current project, I would like to maximize the sampling time of the ADC. Thereby, I try to achieve that the output impedance of my temperature sensor is sufficient to drive the ADC sampling capacitor incl. analog bus capacitance.

What I already did:

1) Set ADC clock to SIRCDIV2_CLK (8 MHz)

2) Set ADC clock prescaler to 8

3) Set sample ticks to 255

This should result in a sample time of 256us.

Is there a way to further increase the sample time? E.g. using pretrigger and trigger?

Best regards,

Markus

标签 (1)
标记 (1)
0 项奖励
回复
1 解答
1,198 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hello Markus,

You would need to prescale the ADC input clock,

in this case SIRCDIV2_CLK (SCG_SIRCDIV[SIRCDIV2]).

Regards,

Daniel

在原帖中查看解决方案

0 项奖励
回复
1 回复
1,199 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hello Markus,

You would need to prescale the ADC input clock,

in this case SIRCDIV2_CLK (SCG_SIRCDIV[SIRCDIV2]).

Regards,

Daniel

0 项奖励
回复