S32K116 ADC - Maximum possible sampling time

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

S32K116 ADC - Maximum possible sampling time

ソリューションへジャンプ
2,085件の閲覧回数
markus1
Contributor II

Hello,

in order to reduce my BOM count in a current project, I would like to maximize the sampling time of the ADC. Thereby, I try to achieve that the output impedance of my temperature sensor is sufficient to drive the ADC sampling capacitor incl. analog bus capacitance.

What I already did:

1) Set ADC clock to SIRCDIV2_CLK (8 MHz)

2) Set ADC clock prescaler to 8

3) Set sample ticks to 255

This should result in a sample time of 256us.

Is there a way to further increase the sample time? E.g. using pretrigger and trigger?

Best regards,

Markus

ラベル(1)
タグ(1)
0 件の賞賛
返信
1 解決策
1,198件の閲覧回数
danielmartynek
NXP TechSupport
NXP TechSupport

Hello Markus,

You would need to prescale the ADC input clock,

in this case SIRCDIV2_CLK (SCG_SIRCDIV[SIRCDIV2]).

Regards,

Daniel

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,199件の閲覧回数
danielmartynek
NXP TechSupport
NXP TechSupport

Hello Markus,

You would need to prescale the ADC input clock,

in this case SIRCDIV2_CLK (SCG_SIRCDIV[SIRCDIV2]).

Regards,

Daniel

0 件の賞賛
返信