We are implementing interrupt monitoring on the S32K platform and seek clarification on the INTM peripheral's measurement methodology and Timer register interpretation.
Specific Technical Questions:
Measurement Methodology:
Does the INTM measure the delta between consecutive interrupt occurrences, or
Does it measure the latency between interrupt assertion and the first instruction execution of the ISR?
Timer Register Interpretation:
In our current implementation monitoring ADC and STM interrupts, we observe Timer register values ranging from 0xFE to 0x120.
Are these values representing raw clock cycles or a scaled time period?
What is the reference clock source for these measurements?
This information is critical for our interrupt latency optimization efforts and system timing analysis.
Thank you for your assistance.