JTAG Design

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

JTAG Design

1,599 Views
pietroserao
Contributor II

Goodmorning , i'm in hardware debug phase for my new board.
I can't connect my board to the jtag programmer.

The hardware configuration is very simple, i just followed the Hardware design guideline as shown in the following picture:

s32k minimum circuitry.JPG

The used microcontroller is the S32k144

Can someone help me, please?

0 Kudos
4 Replies

1,169 Views
lukaszadrapa
NXP TechSupport
NXP TechSupport

Hi,

have you tried to check the state of reset pin by oscilloscope? Is the reset deasserted after power on?

Regards,

Lukas

0 Kudos

1,169 Views
pietroserao
Contributor II

Sorry for my new comment, i'm lookingfor explain this behaviour.
Even on nxp EVB and my custom board, if i full erase chip, i see a kind of spikes signal out from RESET pin as you can see in following picture:

170407_100328.png

From this state if i force to 3,3V the RESET pin, after i can connect the board to Jlink device and i can use it.
After, if i switch off the board, everything seems to work. But if i full erase the chip, i will force again the RESET pin to reuse the board.

It seems that there are a wrong Handling of the reset pin on first programmation.

All these matters was absent on previuos S32K144 micros.

Can you explain how i can use the reset pin for first programmation?

Thank you.

0 Kudos

1,169 Views
lukaszadrapa
NXP TechSupport
NXP TechSupport

Hi Pietro,

sorry for delay, I'm very busy now.

I can see there were some changes between cut1 and cut2. There was boot ROM on cut1. After reset, some code has been executed from address 0x1C0001CC. Even if the flash was completely erased, this code was executed and no reset was triggered. This functionality has been removed on cut2 and the program counter is loaded directly with the reset vector from address 0x04. So, if the flash is erased, program counter is loaded with value 0xFFFF_FFFE. Once the execution is started, bus error is triggered. I can see that the device is periodically reset each about 120us (I can see the same waveform as on your screenshot).

So, it's seems to be related to your debugger. It works as expected if I use Lauterbach debugger and also if I use OpenSDA on S32K EVB together with S32 Design Studio - I'm able to establish the communication even if the flash is erased.

Regards,

Lukas

0 Kudos

1,169 Views
pietroserao
Contributor II

Yes, the Reset_b pin is keep at 3,3V after the power on.
Using a Jlink tool i can connect my custom board via SWD.
But i can't connect via JTAG. Is there a particular software configuration to follow?

0 Kudos