Flexcan, before send data, status the RAMn4 and RAMn5

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Flexcan, before send data, status the RAMn4 and RAMn5

ソリューションへジャンプ
1,873件の閲覧回数
buccno
Contributor III

Hi, 
I wonder why this change happens. 

 

buccno_0-1671696271620.png

 

タグ(1)
0 件の賞賛
返信
1 解決策
1,848件の閲覧回数
Senlent
NXP TechSupport
NXP TechSupport

Hi@buccno

Q1.you can take a look at the S32-RM Chapter 55.4.3 Message buffer structure-

>CODE->Message Buffer Code,

Both receiving and sending will query and update the CODE area.

Q2.You mean to parse a frame of data, which can be achieved by a shift operation, for example:

bit1~3 = (recvBuff.data[0] >> 1) & 0x07;;

元の投稿で解決策を見る

2 返答(返信)
1,866件の閲覧回数
buccno
Contributor III

I'm confused about one more thing, For example, I have a 64-bit length message with a single ID. how can I get bit 4.(starter bit),(length 4 bit), and bit (starter bit)50.(length 4 bit)?

0 件の賞賛
返信
1,849件の閲覧回数
Senlent
NXP TechSupport
NXP TechSupport

Hi@buccno

Q1.you can take a look at the S32-RM Chapter 55.4.3 Message buffer structure-

>CODE->Message Buffer Code,

Both receiving and sending will query and update the CODE area.

Q2.You mean to parse a frame of data, which can be achieved by a shift operation, for example:

bit1~3 = (recvBuff.data[0] >> 1) & 0x07;;