EMIOS PWM configuration in S32K312

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

EMIOS PWM configuration in S32K312

跳至解决方案
2,991 次查看
SasiKumar_Vengam
Contributor II

i Team,

We are using S32k312 MCU and we tried to configure Emios PWM using S32 Design Studio 3.5. We were not able to generate PWM signals. Please find the configuration in the below attachment and kindly correct if necessary. We are working on Non-Autosar Mode and we are using 6 PWM channels and the channels are given below.

SasiKumar_Vengam_0-1731946197107.pngSasiKumar_Vengam_1-1731946240011.pngSasiKumar_Vengam_2-1731946281847.pngSasiKumar_Vengam_3-1731946299112.png

Emios_Mcl_Ip_Init (EMIOS_1,&Emios_Mcl_Ip_1_Config_BOARD_INITPERIPHERALS);
Emios_Pwm_Ip_InitChannel(EMIOS_PWM_IP_I0_CH0_CFG,&Emios_Pwm_Ip_I0_Ch0);
Emios_Pwm_Ip_InitChannel(EMIOS_0,&Emios_Pwm_Ip_I0_Ch1);
Emios_Pwm_Ip_InitChannel(EMIOS_0,&Emios_Pwm_Ip_I0_Ch2);
Emios_Pwm_Ip_InitChannel(EMIOS_0,&Emios_Pwm_Ip_I0_Ch3);
Emios_Pwm_Ip_InitChannel(EMIOS_0,&Emios_Pwm_Ip_I0_Ch4);
// Emios_Pwm_Ip_InitChannel(EMIOS_1,&Emios_Pwm_Ip_I1_Ch0);
 
Note :- Emios_Pwm_Ip_I1_Ch0 channel  can't be able to init successfully. In below function code is getting terminate due to Base->CH.UC[Channel].C  value is zero but we have initalized
Emios_Mcl_Ip_Init() fn below and find the config attached image MCL_IP;
 Emios_Pwm_Ip_MasterBusModeType Emios_Pwm_Ip_GetChannelPwmMode( const Emios_Pwm_Ip_HwAddrType *const Base,
uint8 Channel)
while(1)
{
//Emios_Mcl_Ip_SetCounterBusPeriod(0,23,32768);
Status = Emios_Pwm_Ip_SetDutyCycle(EMIOS_PWM_IP_I0_CH0_CFG,EMIOS_PWM_IP_I0_CH0_CFG,3268);
sprintf( (char*)message, "Status_0  = %d   \n",Status);
Uart_logs_transmit(message);
TestDelay(DELAY_TIMER);
DutyCycle = Emios_Pwm_Ip_GetDutyCycle(EMIOS_0,EMIOS_PWM_IP_I0_CH0_CFG);
sprintf( (char*)message, "DutyCycle  = %d   \n",DutyCycle);
Uart_logs_transmit(message);
 
Status = Emios_Pwm_Ip_SetDutyCycle(EMIOS_0,EMIOS_PWM_IP_I0_CH1_CFG,32768);
 
TestDelay(DELAY_TIMER);
Status = Emios_Pwm_Ip_SetDutyCycle(EMIOS_0,EMIOS_PWM_IP_I0_CH2_CFG,32768);
 
TestDelay(DELAY_TIMER);
Status = Emios_Pwm_Ip_SetDutyCycle(EMIOS_0,EMIOS_PWM_IP_I0_CH3_CFG,32768);
 
TestDelay(DELAY_TIMER);
Status = Emios_Pwm_Ip_SetDutyCycle(EMIOS_0,EMIOS_PWM_IP_I0_CH4_CFG,32768);
 
TestDelay(DELAY_TIMER);
Status = Emios_Pwm_Ip_SetDutyCycle(EMIOS_0,EMIOS_PWM_IP_I1_CH0_CFG,32768);
 
}
 
If we have missed anything, Let us know.
0 项奖励
回复
1 解答
3 回复数
2,960 次查看
Robin_Shen
NXP TechSupport
NXP TechSupport

If it is convenient, please send me the simple test project for a quick test.

0 项奖励
回复
2,954 次查看
SasiKumar_Vengam
Contributor II
Hi @robin,
We have configured the PWM correctly using an example uploaded in the Community. We need to configure a GPIO pin as an Interrupt, could you please share any examples on this along with the ISR function implementation.
For your reference, we are using PTB1, PTC8 and PTC9 as GPIO input of the S32K312 MCU.
Thanks.
0 项奖励
回复
2,946 次查看
Robin_Shen
NXP TechSupport
NXP TechSupport
0 项奖励
回复
%3CLINGO-SUB%20id%3D%22lingo-sub-1996540%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ES32K312%E4%B8%AD%E7%9A%84EMIOS%20PWM%E9%85%8D%E7%BD%AE%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1996540%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E%E6%88%91%E7%9A%84%E5%9B%A2%E9%98%9F%EF%BC%8C%3C%2FP%3E%3CP%3E%E6%88%91%E4%BB%AC%E6%AD%A3%E5%9C%A8%E4%BD%BF%E7%94%A8%20S32k312%20MCU%EF%BC%8C%E5%B9%B6%E5%B0%9D%E8%AF%95%E4%BD%BF%E7%94%A8%20S32%20Design%20Studio%203.5%20%E9%85%8D%E7%BD%AE%20Emios%20PWM%E3%80%82%E6%88%91%E4%BB%AC%E6%97%A0%E6%B3%95%E7%94%9F%E6%88%90%20PWM%20%E4%BF%A1%E5%8F%B7%E3%80%82%E8%AF%B7%E5%9C%A8%E4%B8%8B%E9%9D%A2%E7%9A%84%E9%99%84%E4%BB%B6%E4%B8%AD%E6%9F%A5%E6%89%BE%E9%85%8D%E7%BD%AE%EF%BC%8C%E5%A6%82%E6%9C%89%E5%BF%85%E8%A6%81%E8%AF%B7%E6%9B%B4%E6%AD%A3%E3%80%82%E6%88%91%E4%BB%AC%E6%AD%A3%E5%9C%A8%E7%A0%94%E7%A9%B6%E9%9D%9E%20Autosar%20%E6%A8%A1%E5%BC%8F%EF%BC%8C%E5%B9%B6%E4%BD%BF%E7%94%A8%206%20%E4%B8%AA%20PWM%20%E9%80%9A%E9%81%93%EF%BC%8C%E9%80%9A%E9%81%93%E5%A6%82%E4%B8%8B%E6%89%80%E7%A4%BA%E3%80%82%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22SasiKumar_Vengam_0-1731946197107.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22SasiKumar_Vengam_0-1731946197107.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F311064i2D24BED9540EC33E%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22SasiKumar_Vengam_0-1731946197107.png%22%20alt%3D%22SasiKumar_Vengam_0-1731946197107.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22SasiKumar_Vengam_1-1731946240011.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22SasiKumar_Vengam_1-1731946240011.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F311065i1DBC6CB2DD2DDC40%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22SasiKumar_Vengam_1-1731946240011.png%22%20alt%3D%22SasiKumar_Vengam_1-1731946240011.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22SasiKumar_Vengam_2-1731946281847.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22SasiKumar_Vengam_2-1731946281847.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F311066i589A27171007B1DD%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22SasiKumar_Vengam_2-1731946281847.png%22%20alt%3D%22SasiKumar_Vengam_2-1731946281847.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22SasiKumar_Vengam_3-1731946299112.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22SasiKumar_Vengam_3-1731946299112.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F311067i675668BA1708C810%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22SasiKumar_Vengam_3-1731946299112.png%22%20alt%3D%22SasiKumar_Vengam_3-1731946299112.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FP%3E%3CDIV%3EEmios_Mcl_Ip_Init%20(EMIOS_1%2C%26amp%3BEmios_Mcl_Ip_1_Config_BOARD_INITPERIPHERALS)%3B%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EEmios_Pwm_Ip_InitChannel(EMIOS_PWM_IP_I0_CH0_CFG%2C%26amp%3BEmios_Pwm_Ip_I0_Ch0)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EEmios_Pwm_Ip_InitChannel(EMIOS_0%2C%26amp%3BEmios_Pwm_Ip_I0_Ch1)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EEmios_Pwm_Ip_InitChannel(EMIOS_0%2C%26amp%3BEmios_Pwm_Ip_I0_Ch2)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EEmios_Pwm_Ip_InitChannel(EMIOS_0%2C%26amp%3BEmios_Pwm_Ip_I0_Ch3)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EEmios_Pwm_Ip_InitChannel(EMIOS_0%2C%26amp%3BEmios_Pwm_Ip_I0_Ch4)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%2F%2F%20Emios_Pwm_Ip_InitChannel(EMIOS_1%2C%26amp%3BEmios_Pwm_Ip_I1_Ch0)%3B%3C%2FDIV%3E%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%3CDIV%3E%3CSTRONG%3E%E6%B3%A8%E6%84%8F%EF%BC%9A-%20Emios_Pwm_Ip_I1_Ch0%3C%2FSTRONG%3E%E9%80%9A%E9%81%93%E6%97%A0%E6%B3%95%E6%88%90%E5%8A%9F%E5%88%9D%E5%A7%8B%E5%8C%96%E3%80%82%E4%B8%8B%E9%9D%A2%E7%9A%84%E5%87%BD%E6%95%B0%E4%BB%A3%E7%A0%81%E7%94%B1%E4%BA%8E%20Base-%26gt%3BCH.UC%5BChannel%5D.C%20%E5%80%BC%E4%B8%BA%E9%9B%B6%E8%80%8C%E7%BB%88%E6%AD%A2%EF%BC%8C%E4%BD%86%E6%88%91%E4%BB%AC%E5%B7%B2%E7%BB%8F%E5%88%9D%E5%A7%8B%E5%8C%96%3C%2FDIV%3E%3CDIV%3E%E4%B8%8B%E9%9D%A2%E7%9A%84%20Emios_Mcl_Ip_Init()%20fn%20%E5%B9%B6%E6%89%BE%E5%88%B0%E9%85%8D%E7%BD%AE%E9%99%84%E5%8A%A0%E5%9B%BE%E5%83%8F%20MCL_IP%EF%BC%9B%3C%2FDIV%3E%3CDIV%3EEmios_Pwm_Ip_MasterBusModeType%20Emios_Pwm_Ip_GetChannelPwmMode%EF%BC%88const%20Emios_Pwm_Ip_HwAddrType%20*const%20Base%EF%BC%8C%3CBR%20%2F%3E%20uint8%20%E9%80%9A%E9%81%93%EF%BC%89%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3Ewhile(1)%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3E%7B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3E%2F%2FEmios_Mcl_Ip_SetCounterBusPeriod(0%2C23%2C32768)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EStatus%20%3D%20Emios_Pwm_Ip_SetDutyCycle(EMIOS_PWM_IP_I0_CH0_CFG%2CEMIOS_PWM_IP_I0_CH0_CFG%2C3268)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3Esprintf%EF%BC%88%EF%BC%88char*%EF%BC%89%E6%B6%88%E6%81%AF%EF%BC%8C%E2%80%9CStatus_0%20%3D%20%EF%BC%85d%20%5Cn%E2%80%9D%EF%BC%8C%E7%8A%B6%E6%80%81%EF%BC%89%EF%BC%9B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EUART_LOGS_TRANSMIT%EF%BC%88%E6%B6%88%E6%81%AF%EF%BC%89%EF%BC%9B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3ETestDelay(DELAY_TIMER)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EDutyCycle%20%3D%20Emios_Pwm_Ip_GetDutyCycle(EMIOS_0%2CEMIOS_PWM_IP_I0_CH0_CFG)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3Esprintf%EF%BC%88%EF%BC%88char*%EF%BC%89%E6%B6%88%E6%81%AF%EF%BC%8C%E2%80%9CDutyCycle%20%3D%20%EF%BC%85d%20%5Cn%E2%80%9D%EF%BC%8CDutyCycle%EF%BC%89%EF%BC%9B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EUART_LOGS_TRANSMIT%EF%BC%88%E6%B6%88%E6%81%AF%EF%BC%89%EF%BC%9B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EStatus%20%3D%20Emios_Pwm_Ip_SetDutyCycle(EMIOS_0%2CEMIOS_PWM_IP_I0_CH1_CFG%2C32768)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3ETestDelay(DELAY_TIMER)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EStatus%20%3D%20Emios_Pwm_Ip_SetDutyCycle(EMIOS_0%2CEMIOS_PWM_IP_I0_CH2_CFG%2C32768)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3ETestDelay(DELAY_TIMER)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EStatus%20%3D%20Emios_Pwm_Ip_SetDutyCycle(EMIOS_0%2CEMIOS_PWM_IP_I0_CH3_CFG%2C32768)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3ETestDelay(DELAY_TIMER)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EStatus%20%3D%20Emios_Pwm_Ip_SetDutyCycle(EMIOS_0%2CEMIOS_PWM_IP_I0_CH4_CFG%2C32768)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3ETestDelay(DELAY_TIMER)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EStatus%20%3D%20Emios_Pwm_Ip_SetDutyCycle(EMIOS_0%2CEMIOS_PWM_IP_I1_CH0_CFG%2C32768)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3E%7D%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3E%E5%A6%82%E6%9E%9C%E6%88%91%E4%BB%AC%E9%81%97%E6%BC%8F%E4%BA%86%E4%BB%80%E4%B9%88%EF%BC%8C%E8%AF%B7%E5%91%8A%E8%AF%89%E6%88%91%E4%BB%AC%E3%80%82%3C%2FSPAN%3E%3C%2FDIV%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-1997788%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%E5%9B%9E%E5%A4%8D%EF%BC%9AS32K312%E4%B8%AD%E7%9A%84EMIOS%20PWM%E9%85%8D%E7%BD%AE%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1997788%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E%E7%9C%8B%E4%B8%80%E4%B8%8B%EF%BC%9A%3CBR%20%2F%3E%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32-Design-Studio-Knowledge-Base%2FSIUL2-external-interrupt-example-project-using-S32K3-RTD-without%2Fta-p%2F1552335%22%20target%3D%22_self%22%3E%E4%BD%BF%E7%94%A8%20S32K3%20RTD%EF%BC%88%E6%97%A0%20AUTOSAR%EF%BC%89%E7%9A%84%20SIUL2%20%E5%A4%96%E9%83%A8%E4%B8%AD%E6%96%AD%E7%A4%BA%E4%BE%8B%E9%A1%B9%E7%9B%AE%3C%2FA%3E%3CBR%20%2F%3E%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32K-Knowledge-Base%2FExample-S32K312-EIRQ-Interrupt-DS3-5-RTD300%2Fta-p%2F1787860%22%20target%3D%22_self%22%3E%E7%A4%BA%E4%BE%8B%20S32K312%20EIRQ%20%E4%B8%AD%E6%96%AD%20DS3.5%20RTD300%3C%2FA%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-1997722%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%E5%9B%9E%E5%A4%8D%EF%BC%9AS32K312%E4%B8%AD%E7%9A%84EMIOS%20PWM%E9%85%8D%E7%BD%AE%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1997722%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%E4%BD%A0%E5%A5%BD%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F35076%22%20target%3D%22_blank%22%3E%40robin%3C%2FA%3E%20%EF%BC%8C%3CBR%20%2F%3E%E6%88%91%E4%BB%AC%E5%B7%B2%E7%BB%8F%E4%BD%BF%E7%94%A8%E7%A4%BE%E5%8C%BA%E4%B8%8A%E4%BC%A0%E7%9A%84%E7%A4%BA%E4%BE%8B%E6%AD%A3%E7%A1%AE%E9%85%8D%E7%BD%AE%E4%BA%86%20PWM%E3%80%82%E6%88%91%E4%BB%AC%E9%9C%80%E8%A6%81%E5%B0%86%20GPIO%20%E5%BC%95%E8%84%9A%E9%85%8D%E7%BD%AE%E4%B8%BA%E4%B8%AD%E6%96%AD%EF%BC%8C%E6%82%A8%E8%83%BD%E5%90%A6%E5%88%86%E4%BA%AB%E6%9C%89%E5%85%B3%E6%AD%A4%E6%96%B9%E9%9D%A2%E7%9A%84%E7%A4%BA%E4%BE%8B%E4%BB%A5%E5%8F%8A%20ISR%20%E5%8A%9F%E8%83%BD%E7%9A%84%E5%AE%9E%E7%8E%B0%E3%80%82%3CBR%20%2F%3E%E4%BE%9B%E6%82%A8%E5%8F%82%E8%80%83%EF%BC%8C%E6%88%91%E4%BB%AC%E4%BD%BF%E7%94%A8%20PTB1%E3%80%81PTC8%20%E5%92%8C%20PTC9%20%E4%BD%9C%E4%B8%BA%20S32K312%20MCU%20%E7%9A%84%20GPIO%20%E8%BE%93%E5%85%A5%E3%80%82%3CBR%20%2F%3E%E8%B0%A2%E8%B0%A2%E3%80%82%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-1997677%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%E5%9B%9E%E5%A4%8D%EF%BC%9AS32K312%E4%B8%AD%E7%9A%84EMIOS%20PWM%E9%85%8D%E7%BD%AE%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1997677%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E%3CSPAN%3E%E5%A6%82%E6%9E%9C%E6%96%B9%E4%BE%BF%E7%9A%84%E8%AF%9D%EF%BC%8C%E8%AF%B7%E6%8A%8A%E7%AE%80%E5%8D%95%E7%9A%84%E6%B5%8B%E8%AF%95%E9%A1%B9%E7%9B%AE%E5%8F%91%E7%BB%99%E6%88%91%EF%BC%8C%E4%BB%A5%E4%BE%BF%E5%BF%AB%E9%80%9F%E6%B5%8B%E8%AF%95%E3%80%82%3C%2FSPAN%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E