Asking about SPI master loopback mode on S32K148

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Asking about SPI master loopback mode on S32K148

Jump to solution
615 Views
namnguyenviet_001
Contributor I

Hello everyone,

I am looking for the maximum baudrate of SPI running in RUN/HSRUN mode, and I'm curious about the SPI master loopback mode, as it could reach the higher maximum baudrate of SPI, compares to the SPI master.

namnguyenviet_001_0-1780990374956.png

 

What is master loopback mode? Does it indeed have a higher maximum baudrate than spi mode? Any restriction to run it compares to the master mode? 

Many thanks,

Nam

 

Tags (2)
0 Kudos
Reply
1 Solution
573 Views
VaneB
NXP TechSupport
NXP TechSupport

Hi @namnguyenviet_001 

In standard single-bit SPI operation, the bit rate (in Mbps) is numerically equal to the SPI clock frequency (in MHz), since one bit is transferred per clock cycle.

Regarding Master Loopback mode (available only for LPSPI0), as described in notes 5 and 6 below Table 46 of the S32K1xx Data Sheet, Rev. 15, the LPSPI_SCK clock can be delayed for input data sampling by enabling the LPSPI_CFGR1[SAMPLE] bit. This feature improves the setup time of the received data path, allowing operation at higher baud rates.

The following simplified diagram of how the CFGR1[SAMPLE] feature works:

VaneB_0-1781043906534.png

 

BR, VaneB

 

View solution in original post

0 Kudos
Reply
1 Reply
574 Views
VaneB
NXP TechSupport
NXP TechSupport

Hi @namnguyenviet_001 

In standard single-bit SPI operation, the bit rate (in Mbps) is numerically equal to the SPI clock frequency (in MHz), since one bit is transferred per clock cycle.

Regarding Master Loopback mode (available only for LPSPI0), as described in notes 5 and 6 below Table 46 of the S32K1xx Data Sheet, Rev. 15, the LPSPI_SCK clock can be delayed for input data sampling by enabling the LPSPI_CFGR1[SAMPLE] bit. This feature improves the setup time of the received data path, allowing operation at higher baud rates.

The following simplified diagram of how the CFGR1[SAMPLE] feature works:

VaneB_0-1781043906534.png

 

BR, VaneB

 

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2378772%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EAsking%20about%20SPI%20master%20loopback%20mode%20on%20S32K148%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2378772%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%20everyone%2C%3C%2FP%3E%3CP%3EI%20am%20looking%20for%20the%20maximum%20baudrate%20of%20SPI%20running%20in%20RUN%2FHSRUN%20mode%2C%20and%20I'm%20curious%20about%20the%26nbsp%3BSPI%20master%20loopback%20mode%2C%20as%20it%20could%20reach%20the%20higher%20maximum%20baudrate%20of%20SPI%2C%20compares%20to%20the%20SPI%20master.%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22namnguyenviet_001_0-1780990374956.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22namnguyenviet_001_0-1780990374956.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F388378i14850E99627A9D2E%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22namnguyenviet_001_0-1780990374956.png%22%20alt%3D%22namnguyenviet_001_0-1780990374956.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EWhat%20is%20master%20loopback%20mode%3F%20Does%20it%20indeed%20have%20a%20higher%20maximum%20baudrate%20than%20spi%20mode%3F%20Any%20restriction%20to%20run%20it%20compares%20to%20the%20master%20mode%3F%26nbsp%3B%3C%2FP%3E%3CP%3EMany%20thanks%2C%3C%2FP%3E%3CP%3ENam%3C%2FP%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2379203%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Asking%20about%20SPI%20master%20loopback%20mode%20on%20S32K148%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2379203%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F237704%22%20target%3D%22_blank%22%3E%40namnguyenviet_001%3C%2FA%3E%26nbsp%3B%3C%2FP%3E%0A%3CP%3EIn%20standard%20single-bit%20SPI%20operation%2C%20the%20bit%20rate%20(in%20Mbps)%20is%20numerically%20equal%20to%20the%20SPI%20clock%20frequency%20(in%20MHz)%2C%20since%20one%20bit%20is%20transferred%20per%20clock%20cycle.%3C%2FP%3E%0A%3CP%3ERegarding%20Master%20Loopback%20mode%20(available%20only%20for%20LPSPI0)%2C%20as%20described%20in%20notes%205%20and%206%20below%20Table%2046%20of%20the%20S32K1xx%20Data%20Sheet%2C%20Rev.%2015%2C%20the%20LPSPI_SCK%20clock%20can%20be%20delayed%20for%20input%20data%20sampling%20by%20enabling%20the%20LPSPI_CFGR1%5BSAMPLE%5D%20bit.%20This%20feature%20improves%20the%20setup%20time%20of%20the%20received%20data%20path%2C%20allowing%20operation%20at%20higher%20baud%20rates.%3C%2FP%3E%0A%3CP%3EThe%20following%20simplified%20diagram%20of%20how%20the%20CFGR1%5BSAMPLE%5D%20feature%20works%3A%3C%2FP%3E%0A%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22VaneB_0-1781043906534.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22VaneB_0-1781043906534.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F388448i804C24846860CAC9%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22VaneB_0-1781043906534.png%22%20alt%3D%22VaneB_0-1781043906534.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FP%3E%0A%3CBR%20%2F%3E%0A%3CP%3EBR%2C%20VaneB%3C%2FP%3E%0A%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E