Unable to get BMU2 pool memory

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Unable to get BMU2 pool memory

2,867 Views
Harish_Adhikam
Contributor I

Hi,

I am trying to bring up a RDB2 with QNX OS 7.1 and PFE

using

as_add_containing(0x80000000, 0x80000000 + 0x004000000 - 1, AS_ATTR_RAM, "pfe_ddr", "ram");

setenv boot_qnx "sja probe 1:0;pfeng enable; s32ccgmac disable; s32ccgmac enable; mmc dev 0;fatload mmc 0:1 0x8107FFC0 fsl-s32g274a-rdb2.dtb;fatload mmc 0:1 0x8007ffc0 ifs-s32g-rdb.ui;bootm 0x8007ffc0 - 0x8107FFC0"

while loading PFE : io-pkt-v6-hc -p tcpip stacksize=16384,stackguard -d /proc/boot/devnp-pfe-2.so pfe0_mac=000a0b0c0d66,pfe1_mac=001a1b1c1d66,pfe2_mac=002a2b2c2d66,pfe1_link=1000-1-3,pfe2_link=100-1-3,pfe0_link=1000-1-3,class_fw=/proc/boot/s32g_pfe_class.fw

i am facing this issue :

Starting Networking driver (/dev/socket) for RDB2...
INF[src/pfe_drv.c:1298]: --- STANDARD driver @ 6 (SC)
INF[src/pfe_drv.c:1305]: --- Safe IRQ enabled. No InterrupAttach() or InterruptA ttach_r() allowed.
INF[src/pfe_fw.c:83]: 165716 bytes read
INF[src/pfe_fw.c:89]: Loaded firmware file: /proc/boot/s32g_pfe_class.fw
INF[src/pfe_drv.c:1409]: Setting pfe0/EMAC0 MII mode to SGMII.
INF[src/pfe_drv.c:1409]: Setting pfe1/EMAC1 MII mode to SGMII.
INF[src/pfe_drv.c:1409]: Setting pfe2/EMAC2 MII mode to SGMII.
INF[src/pfe_drv.c:1416]: Issuing PFE peripheral reset...INF[src/pfe_drv.c:1417]: PFE reset OK.
INF[hw/s32g/pfe_platform_master.c:3055]: PFE CBUS p0x46000000 mapped @ v0x18b0ed 6000
INF[src/pfe_hw_feature.c:86]: Silicon S32G2
INF[hw/s32g/pfe_platform_master.c:1596]: BMU1 buffer base: p0xc0000000
ERR[src/oal_mm_qnx.c:288]: Could not open pfe_ddr: 2
ERR[hw/s32g/pfe_platform_master.c:1623]: Unable to get BMU2 pool memory
ERR[src/pfe_drv.c:1456]: Unable to initialize the platform
INF[src/pfe_drv.c:1630]: PFE entry failed, PFE driver terminated
if_up: retries exhausted

 

0 Kudos
Reply
5 Replies

2,766 Views
Harish_Adhikam
Contributor I

•Build and Generation of devnp-pfe-2.so is done as per user manual       (PFE_S32G_A53_QNX_IntegrationManual.pdf) Chapter 2.7

•PFE Version : 1.4

•devnp-pfe-2.so :  (PFE-DRV_S32G_A53_QNX_1.4.0_CD1) able to build with QNX SDP 710 

•s32g_pfe_class.fw : PFE-FW_S32G_1.4.0

  # cat /dev/pfe_class

  FIRMWARE VERSION        1.4.0 (api:92367c0e25f21f49217a9b08168ad2c8)

0 Kudos
Reply

2,763 Views
Harish_Adhikam
Contributor I

•Build and Generation of devnp-pfe-2.so is done as per user manual       (PFE_S32G_A53_QNX_IntegrationManual.pdf) Chapter 2.7

•PFE Version : 1.4

•devnp-pfe-2.so :  (PFE-DRV_S32G_A53_QNX_1.4.0_CD1) able to build with QNX SDP 710 

•s32g_pfe_class.fw : PFE-FW_S32G_1.4.0

  # cat /dev/pfe_class

  FIRMWARE VERSION        1.4.0 (api:92367c0e25f21f49217a9b08168ad2c8)

0 Kudos
Reply

2,835 Views
nxf92355
NXP Employee
NXP Employee

Hi Harish

 

Hope you are doing well. this case assigned and we will update

 

Regards ,

Tushar

0 Kudos
Reply

2,771 Views
nxf92355
NXP Employee
NXP Employee

Hi Harish

is The issue solved ? or Please update the asked information.

Thanks ,

Tushar

0 Kudos
Reply

2,784 Views
nxf92355
NXP Employee
NXP Employee

Hi Harish

Hope you are doing fine

Tell me, which documents you are referring. Tell the name and version of manual you are reading.

Thanks 

Tushar

0 Kudos
Reply