GPIO initialisation

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

GPIO initialisation

674 次查看
ebyjayan
Contributor I

Hi,
This is with regarding to processor P2040.
Is it possible to make any GPIO accessible at PBL stage only, that is, we can toggle the GPIO when we are at PBL booting stage and after PBL stage no one can access that GPIO.
Also, NOR (GPCM) doesn't has any dedicated Write protect signal, which GPIO can be used to achieve this (write protect) functionality. 


0 项奖励
3 回复数

578 次查看
ufedor
NXP Employee
NXP Employee

You wrote:

> Is it possible to make any GPIO accessible at PBL stage only

This is not possible at the processor level. Possible solution is to implement an external gate for a GPIO signal.

> Also, NOR (GPCM) doesn't has any dedicated Write protect signal

It is up to the designer which GPIO signal to use for implementing required functionality.

0 项奖励

577 次查看
ebyjayan
Contributor I

Hi Fedor,
Thanks for your clarification on the GPIO accessibility. I would like to add one more point in the above discussion that we have LGTA signal in GPCM which terminates the external access to the NOR. Can we use this signal as write protect?

0 项奖励

578 次查看
ufedor
NXP Employee
NXP Employee

The LGTA_B can't be used as write protect at least because it is input.

0 项奖励