Have a great day,
On the MPC8548 page of the NXP site they say: “Embedded e500 core, scaling up to 1.5 GHz … 3065 MIPS at 1333 MHz (estimated Dhrystone 2.1)”. The Coremark benchmark gave 3.6 CMark/MHz.
The peak FP performance is 2 single precision operations, or one double precision FP operation per core clock cycle. For instruction execution timing you may see Chapter 4 of the E500 core reference manual (E500CORERM).
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
